欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第88页浏览型号AN1063D的Datasheet PDF文件第89页浏览型号AN1063D的Datasheet PDF文件第90页浏览型号AN1063D的Datasheet PDF文件第91页浏览型号AN1063D的Datasheet PDF文件第93页浏览型号AN1063D的Datasheet PDF文件第94页浏览型号AN1063D的Datasheet PDF文件第95页浏览型号AN1063D的Datasheet PDF文件第96页  
Freescale Semiconductor, Inc.  
3.6.1 Bus Request  
External devices capable of becoming bus masters request the bus by asserting BR. This  
signal can be wire-ORed to indicate to the MC68340 that some external device requires  
control of the bus. The MC68340 is effectively at a lower bus priority level than the  
external device and relinquishes the bus after it has completed the current bus cycle (if  
one has started). If no BGACK is received while the BR is active, the MC68340 remains  
bus master once BR is negated. This prevents unnecessary interference with ordinary  
processing if the arbitration circuitry inadvertently responds to noise or if an external  
device determines that it no longer requires use of the bus before it has been granted  
mastership.  
3.6.2 Bus Grant  
The MC68340 supports operand coherency; thus, if an operand transfer requires multiple  
bus cycles, the MC68340 does not release the bus until the entire transfer is complete.  
Therefore, assertion of BG is subject to the following constraints:  
• The minimum time for BG assertion after BR is asserted depends on internal  
synchronization (see Section 11 Electrical Characteristics).  
• During an external operand transfer, the MC68340 does not assert BG until after  
the last cycle of the transfer (determined by SIZx and DSACK).  
• During an external operand transfer, the MC68340 does not assert BG as long as  
RMC is asserted.  
• If the show cycle bits SHEN1–SHEN0 = 01, the MC68340 does not assert BG to  
an external master.  
Externally, the BG signal can be routed through a daisy-chained network or a priority-  
encoded network. The MC68340 is not affected by the method of arbitration as long as the  
protocol is obeyed.  
3.6.3 Bus Grant Acknowledge  
An external device cannot request and be granted the external bus while another device is  
the active bus master. A device that asserts BGACK remains the bus master until it  
negates BGACK. BGACK should not be negated until all required bus cycles are  
completed. Bus mastership is terminated at the negation of BGACK.  
Once an external device receives the bus and asserts BGACK, it should negate BR. If BR  
remains asserted after BGACK is asserted, the MC68340 assumes that another device is  
requesting the bus and prepares to issue another BG.  
MOTOROLA  
MC68340 USER’S MANUAL  
3- 43  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!