欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第61页浏览型号AN1063D的Datasheet PDF文件第62页浏览型号AN1063D的Datasheet PDF文件第63页浏览型号AN1063D的Datasheet PDF文件第64页浏览型号AN1063D的Datasheet PDF文件第66页浏览型号AN1063D的Datasheet PDF文件第67页浏览型号AN1063D的Datasheet PDF文件第68页浏览型号AN1063D的Datasheet PDF文件第69页  
Freescale Semiconductor, Inc.  
3.3 DATA TRANSFER CYCLES  
The transfer of data between the MC68340 and other devices involves the following  
signals:  
• Address Bus A31–A0  
• Data Bus D15–D0  
• Control Signals  
The address bus and data bus are parallel, nonmultiplexed buses. The bus master moves  
data on the bus by issuing control signals, and the bus uses a handshake protocol to  
ensure correct movement of the data. In all bus cycles, the bus master is responsible for  
de-skewing all signals it issues at both the start and end of the cycle. In addition, the bus  
master is responsible for de-skewing the acknowledge and data signals from the slave  
devices. The following paragraphs define read, write, and read-modify-write cycle  
operations. Each bus cycle is defined as a succession of states that apply to the bus  
operation. These states are different from the MC68340 states described for the CPU32.  
The clock cycles used in the descriptions and timing diagrams of data transfer cycles are  
independent of the clock frequency. Bus operations are described in terms of external bus  
states.  
3.3.1 Read Cycle  
During a read cycle, the MC68340 receives data from a memory or peripheral device. If  
the instruction specifies a long-word or word operation, the MC68340 attempts to read two  
bytes at once. For a byte operation, the MC68340 reads one byte. The section of the data  
bus from which each byte is read depends on the operand size, address signal A0, and  
the port size. Refer to 3.2.1 Dynamic Bus Sizing and 3.2.2 Misaligned Operands for  
more information. Figure 3-7 is a flowchart of a word read cycle.  
SLAVE  
BUS MASTER  
ADDRESS DEVICE  
1. SET R/W TO READ  
2. DRIVE ADDRESS ON A31–A0  
3. DRIVE FUNCTION CODE ON FC3–FC0  
4. DRIVE SIZE PINS FOR OPERAND SIZE  
PRESENT DATA  
1. DECODE ADDRESS  
5. ASSERT AS AND DS  
2. PLACE DATA ON D15–D0  
3. DRIVE DSACKx SIGNALS  
ACQUIRE DATA  
1. LATCH DATA  
2. NEGATE AS AND DS  
TERMINATE CYCLE  
1. REMOVE DATA FROM D15–D0  
2. NEGATE DSACKx  
START NEXT CYCLE  
Figure 3-7. Word Read Cycle Flowchart  
3- 16  
MC68340 USER’S MANUAL  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!