欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705JJ7_1 参数 Datasheet PDF下载

68HC705JJ7_1图片预览
型号: 68HC705JJ7_1
PDF下载: 下载PDF文件 查看货源
内容描述: 常规版本规格 [General Release Specification]
分类和应用:
文件页数/大小: 230 页 / 5548 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705JJ7_1的Datasheet PDF文件第67页浏览型号68HC705JJ7_1的Datasheet PDF文件第68页浏览型号68HC705JJ7_1的Datasheet PDF文件第69页浏览型号68HC705JJ7_1的Datasheet PDF文件第70页浏览型号68HC705JJ7_1的Datasheet PDF文件第72页浏览型号68HC705JJ7_1的Datasheet PDF文件第73页浏览型号68HC705JJ7_1的Datasheet PDF文件第74页浏览型号68HC705JJ7_1的Datasheet PDF文件第75页  
Freescale Semiconductor, Inc.  
Operating Modes  
Low-Power Modes  
Therefore, the lowest power is consumed when OM1 is cleared. The  
state with both OM1 and OM2 set is provided so that the EPO can be  
started up and allowed to stabilize while the LPO still clocks the MCU.  
NOTE: When switching from LPO to EPO, the user must be careful to ensure  
that the EPO has been enabled and powered up long enough to stabilize  
before shifting clock sources.  
IRQF — External Interrupt Request Flag  
The IRQF flag is a clearable, read-only bit that is set when an external  
interrupt request is pending. Refer to Section 4. Interrupts for more  
details.  
IRQR — Interrupt Request Reset  
This write-only bit clears the IRQF flag bit and prevents redundant  
execution of interrupt routines. Refer to Section 4. Interrupts for  
more details.  
6.4 Low-Powe r Mod e s  
Four modes of operation reduce power consumption:  
• Stop mode  
• Wait mode  
• Halt mode  
• Data-retention mode  
Figure 6-2 shows the sequence of events in stop, wait, and halt modes.  
MC68HC705JJ7/MC68HC705JP7 Rev. 3.0  
General Release Specification  
Operating Modes  
For More Information On This Product,  
Go to: www.freescale.com