欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705JJ7_1 参数 Datasheet PDF下载

68HC705JJ7_1图片预览
型号: 68HC705JJ7_1
PDF下载: 下载PDF文件 查看货源
内容描述: 常规版本规格 [General Release Specification]
分类和应用:
文件页数/大小: 230 页 / 5548 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705JJ7_1的Datasheet PDF文件第211页浏览型号68HC705JJ7_1的Datasheet PDF文件第212页浏览型号68HC705JJ7_1的Datasheet PDF文件第213页浏览型号68HC705JJ7_1的Datasheet PDF文件第214页浏览型号68HC705JJ7_1的Datasheet PDF文件第216页浏览型号68HC705JJ7_1的Datasheet PDF文件第217页浏览型号68HC705JJ7_1的Datasheet PDF文件第218页浏览型号68HC705JJ7_1的Datasheet PDF文件第219页  
Freescale Semiconductor, Inc.  
Electrical Specifications  
Control Timing (3.0 Vdc)  
15.13 Control Tim ing (3.0 Vd c )  
Characteristic  
Frequency of Oscillation (OSC)  
Symbol  
Min  
Max  
Unit  
RC Oscillator Option  
Crystal Oscillator Option  
External Clock Source  
0.1  
DC  
2.1  
2.1  
2.1  
MHz  
MHz  
MHz  
f
OSC  
Internal Low-Power Oscillator  
Standard Product (100 kHz nominal)  
Mask Option (500 kHz nominal, see Note 3))  
60  
300  
140  
700  
kHz  
kHz  
Internal Operating Frequency, Crystal, or External Clock (f  
RC Oscillator Option  
Crystal Oscillator Option  
/2)  
OSC  
0.05  
DC  
1.05  
1.05  
1.05  
MHz  
MHz  
MHz  
External Clock Source  
f
OP  
Internal Low-Power Oscillator  
Standard Product (100 kHz nominal)  
Mask Option (500 kHz nominal, see Note 3))  
30  
150  
70  
350  
kHz  
kHz  
Cycle Time (1/f  
)
OP  
External Oscillator or Clock Source  
Internal Low-Power Oscillator  
952  
ns  
t
CYC  
Standard Product (100 kHz nominal)  
Mask Option (500 kHz nominal, see Note 3))  
14.29  
2.86  
33.33  
6.67  
µs  
µs  
16-Bit Timer  
Resolution  
Input Capture (TCAP) Pulse Width  
t
4.0  
284  
t
t
RESL  
, t  
CYC  
ns  
t
TH TL  
Interrupt Pulse Width Low (Edge-Triggered)  
Interrupt Pulse Period  
t
284  
see Note 2  
110  
ns  
ILIH  
t
ILIL  
CYC  
OSC1 Pulse Width (External Clock Input)  
t
t
, t  
ns  
OH OL  
Analog Subsystem Response  
Voltage Comparators  
Switching Time (10 mV Overdrive, Either Input)  
Comparator Power-Up Delay (Bias Circuit Already Powered Up)  
External Current Source (PB0/AN0)  
Switching Time (I  
Power-Up Delay (Bias Circuit Already Powered Up)  
Bias Circuit Power-Up Delay  
t
2
2
µs  
µs  
CPROP  
CDELAY  
t
t
1
2
µs  
µs  
ISTART  
IDELAY  
to I  
)
DIS  
RAMP  
t
2
µs  
BDELAY  
NOTES:  
1. +2.7 VDD +3.3 V, VSS = 0 V, TL TA TH, unless otherwise noted  
2. The minimum period, tILIL, should not be less than the number of cycle times it takes to execute the interrupt service  
routine plus 21 tCYC  
.
3. The 500 kHz nominal mask option is available through special order only. Contact your local Motorola sales  
representative for detailed ordering information.  
MC68HC705JJ7/MC68HC705JP7 Rev. 3.0  
Electrical Specifications  
General Release Specification  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!