欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC05P4A_1 参数 Datasheet PDF下载

68HC05P4A_1图片预览
型号: 68HC05P4A_1
PDF下载: 下载PDF文件 查看货源
内容描述: 规格(通用版) [SPECIFICATION (General Release)]
分类和应用:
文件页数/大小: 83 页 / 2055 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC05P4A_1的Datasheet PDF文件第34页浏览型号68HC05P4A_1的Datasheet PDF文件第35页浏览型号68HC05P4A_1的Datasheet PDF文件第36页浏览型号68HC05P4A_1的Datasheet PDF文件第37页浏览型号68HC05P4A_1的Datasheet PDF文件第39页浏览型号68HC05P4A_1的Datasheet PDF文件第40页浏览型号68HC05P4A_1的Datasheet PDF文件第41页浏览型号68HC05P4A_1的Datasheet PDF文件第42页  
Freescale Semiconductor, Inc.  
GENERAL RELEASE SPECIFICATION  
SECTION 7  
SIMPLE SERIAL INPUT/OUTPUT PORT  
This device includes a simple synchronous serial I/O port. The SIOP is a three  
wire master/slave system including serial clock (SCK), serial data input (SDI), and  
serial data output (SDO). A mask programmable option determines whether the  
SIOP is MSB or LSB first.  
RESET  
R
D
C
SDO  
Q
SCK  
SDI  
8-BIT SHIFT REGISTER  
MSB/LSB MASK OPTION  
DATA BUS  
Figure 7-1. SIOP Block Diagram  
7.1  
Signal Format  
The following paragraphs describe the SIOP signal format.  
Rev. 2.0  
7-1  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!