Table 4-26 Serial Peripheral Interface 1 Registers Address Map (Continued)
(SPI1_BASE = $00 F2B0)
Register Acronym
Address Offset
Register Description
Data Transmitter Register
SPI1_SPDTR
$3
Table 4-27 Computer Operating Properly Registers Address Map
(COP_BASE = $00 F2C0)
Register Acronym
Address Offset
Register Description
COPCTL
COPTO
$0
$1
$2
Control Register
Time-Out Register
Counter Register
COPCTR
Table 4-28 Clock Generation Module Registers Address Map
(CLKGEN_BASE = $00 F2D0)
Register Acronym
PLLCR
Address Offset
Register Description
$0
$1
$2
Control Register
PLLDB
PLLSR
Divide-By Register
Status Register
Reserved
SHUTDOWN
OSCTL
$4
$5
Shutdown Register
Oscillator Control Register
Table 4-29 GPIOA Registers Address Map
(GPIOA_BASE = $00 F2E0)
Address Offset
Register Description
Pull-up Enable Register
Reset Value
0 x 3FFF
0 x 0000
0 x 0000
0 x 3FFF
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0000
Register Acronym
GPIOA_PUR
GPIOA_DR
$0
$1
$2
$3
$4
$5
$6
$7
$8
Data Register
GPIOA_DDR
GPIOA_PER
GPIOA_IAR
Data Direction Register
Peripheral Enable Register
Interrupt Assert Register
Interrupt Enable Register
Interrupt Polarity Register
Interrupt Pending Register
Interrupt Edge-Sensitive Register
GPIOA_IENR
GPIOA_IPOLR
GPIOA_IPR
GPIOA_IESR
56F8345 Technical Data, Rev. 17
64
Freescale Semiconductor
Preliminary