欢迎访问ic37.com |
会员登录 免费注册
发布采购

56F8036_10 参数 Datasheet PDF下载

56F8036_10图片预览
型号: 56F8036_10
PDF下载: 下载PDF文件 查看货源
内容描述: 16位数字信号控制器 [16-bit Digital Signal Controllers]
分类和应用: 控制器
文件页数/大小: 164 页 / 893 K
品牌: FREESCALE [ Freescale ]
 浏览型号56F8036_10的Datasheet PDF文件第126页浏览型号56F8036_10的Datasheet PDF文件第127页浏览型号56F8036_10的Datasheet PDF文件第128页浏览型号56F8036_10的Datasheet PDF文件第129页浏览型号56F8036_10的Datasheet PDF文件第131页浏览型号56F8036_10的Datasheet PDF文件第132页浏览型号56F8036_10的Datasheet PDF文件第133页浏览型号56F8036_10的Datasheet PDF文件第134页  
Table 10-9 Flash Timing Parameters  
Characteristic  
Symbol  
Tprog  
Terase  
Tme  
Min  
20  
Typ  
Max  
40  
Unit  
μs  
Program time1  
Erase time 2  
20  
ms  
ms  
Mass erase time  
100  
1. There is additional overhead which is part of the programming sequence. See the 56F802X and 56F803XPeripheral  
Reference Manual for details.  
2. Specifies page erase time. There are 512 bytes per page in the Program Flash memory.  
10.5 External Clock Operation Timing  
1
Table 10-10 External Clock Operation Timing Requirements  
Characteristic  
Symbol  
fosc  
Min  
4
Typ  
8
Max  
8
Unit  
MHz  
ns  
Frequency of operation (external clock driver)2  
Clock Pulse Width3  
tPW  
6.25  
3
External Clock Input Rise Time4  
trise  
ns  
External Clock Input Fall Time5  
tfall  
3
ns  
1. Parameters listed are guaranteed by design.  
2. See Figure 10-4 for details on using the recommended connection of an external clock driver.  
3. The chip may not function if the high or low pulse width is smaller than 6.25ns.  
4. External clock input rise time is measured from 10% to 90%.  
5. External clock input fall time is measured from 90% to 10%.  
VIH  
External  
Clock  
90%  
50%  
10%  
90%  
50%  
10%  
VIL  
tfall  
trise  
tPW  
tPW  
Note: The midpoint is VIL + (VIH – VIL)/2.  
Figure 10-4 External Clock Timing  
56F8036 Data Sheet, Rev. 6  
130  
FreescaleSemiconductor  
 复制成功!