FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
The 34704 assigns 1 bit for each regulator (TSDFx) to
indicate a fault due to thermal limit, where x corresponds to
each regulator from REG1 to REG8, except REG7
REG7 Independent ON/OFF Control (Only on 34704A)
The 34704B provide two register to independently turn on
REG7 when REG6 is not needed. Care must be taken when
turning on REG7 to avoid inrush currents during regulator
ramp-up. Following Process must be followed to assure
successful turn on of REG7.
TSDF
False
True
bit
0
1. Set EN0 and clear DISCHR_B on REG7CR0 register
2. After 1ms or more, set EN1 on REG7CR0 register
3. Set REG7DAC register to $00
1
Regulator Fault Register
4. Gradually shift up REG7DAC register from $00 to $D9
to ramp-up the output voltage in a soft-start like wave.
Soft start timing is dependant of I2C communication
speed and number of bit you change per writing, for
instance use 4,8 or 16 bits increase to ramp up the
output voltage.
The 34704 assigns 1 bit for each regulator (FAULTx) to
indicate that a fault had occurred on each regulator. The
processor can just access this register periodically to
determine system status. This reduces the access cycles. If
a regulator fault register asserted, then the processor can
access that regulator’s registers to see what kind of fault had
occurred.
Register Address
Code
$50
$D0
$00
$04
$08
$0C
...
1
2
$58
$58
$59
$59
$59
$59
...
FAULT
False
True
bit
0
3
4
1
5
6
SPECIAL REGISTERS
REG3 Fine Voltage Scaling Register
...
Regulator 3 has an additional fine output voltage scaling
that enables to lower the output voltage in 0.5% steps. The
34704 assigns an 8-bit register (REG3DAC) to the REG3
Digital to analog converter for the FB3 voltage generation.
Output votlage must be reduced gradually to avoid a OV/UV
fault to occur.
55
$59
$D9
REG7 independent start up example
REGISTER DESCRIPTION SUMMARY TABLE
Bits
1:0
3:2
3:0
4
Register
ADDR
R/W
Bit Name
CCDSEQ
SDDELAY
ONOFFx
ALLOFF
SSTIME
COLDF
Description
GrpC/E power sequence selection
R/W
GENERAL1
$01
Hard shutdown delay timer selection
GrpA,C,D,E On/off bits
R/W
GENERAL2
GENERAL3
$02
$03
Soft shutdown bit (turn off all regulators)
Soft start configuration latch
R
1:0
3
Cold power up detection flag
R/W
R/W
R/W
R/W
R
Hard Shutdown detection flag
Set REG1/VG response type to OV/UV
REG1 DVS value setting
SHTD
4
OVUVSET1
DVSSET1
DVSSTAT1
-
0
VGSET1
VGSET2
$04
$05
$06
4:1
0
DVS voltage level status flag
REG1 fault flags: Thermal SD, SC, ILim, UV and OV
Set REG2 response type to OV/UV
REG2 DVS value setting
R
5:1
0
R/W
R/W
OVUVSET2
DVSSET2
REG2SET1
4:1
34704
Analog Integrated Circuit Device Data
Freescale Semiconductor
35
FREESCALE [ Freescale ]
