欢迎访问ic37.com |
会员登录 免费注册
发布采购

33912 参数 Datasheet PDF下载

33912图片预览
型号: 33912
PDF下载: 下载PDF文件 查看货源
内容描述: LIN系统基础芯片,直流电动机预驱动器和电流 [LIN System Basis Chip with DC Motor Pre-driver and Current]
分类和应用: 驱动器
文件页数/大小: 47 页 / 596 K
品牌: FREESCALE [ Freescale ]
 浏览型号33912的Datasheet PDF文件第37页浏览型号33912的Datasheet PDF文件第38页浏览型号33912的Datasheet PDF文件第39页浏览型号33912的Datasheet PDF文件第40页浏览型号33912的Datasheet PDF文件第42页浏览型号33912的Datasheet PDF文件第43页浏览型号33912的Datasheet PDF文件第44页浏览型号33912的Datasheet PDF文件第45页  
FUNCTIONAL DEVICE OPERATIONS  
LOGIC COMMANDS AND REGISTERS  
WDERR - Watchdog Error  
Table 26. Analog Multiplexer Channel Select  
MX2  
MX1  
MX0  
Meaning  
This read-only bit signals the detection of a missing  
watchdog resistor. In this condition the watchdog is using the  
internal, lower precision timebase. The Windowing function is  
disabled.  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Disabled  
Reserved  
Die Temperature Sensor  
VSENSE input  
L1 input  
1 = WDCONF pin resistor missing  
0 = WDCONF pin resistor not floating  
WDOFF - Watchdog Off  
L2 input  
This read-only bit signals that the watchdog pin connected  
to Ground and therefore disabled. In this case watchdog  
timeouts are disabled and the device automatically enters  
Normal Mode out of Reset. This might be necessary for  
software debugging and for programming the Flash memory.  
L3 input  
L4 input  
Configuration Register - CFR  
This register controls the Hall Sensor Supply enable/  
disable, the cyclic sense timing multiplier, enables/disables  
the Current Sense Auto-zero function and selects the gain for  
the current sense amplifier.  
1 = Watchdog is disabled  
0 = Watchdog is enabled  
WDWO - Watchdog Window Open  
This read-only bit signals when the watchdog window is  
open for clears. The purpose of this bit is for testing. Should  
be ignored in case WDERR is High.  
Table 27. Configuration Register - $D  
C3  
C2  
C1  
C0  
1 = Watchdog window open  
0 = Watchdog window closed  
Write  
HVDD  
CYSX8  
CSAZ  
CSGS  
Reset  
Value  
0
0
0
0
Analog Multiplexer Control Register - MUXCR  
POR, Reset  
Mode or  
ext_reset  
Reset  
Condition  
This register controls the analog multiplexer and selects  
the divider ration for the Lx input divider.  
POR  
POR  
POR  
Table 25. Analog Multiplexer Control Register -$C  
HVDD - Hall Sensor Supply Enable  
C3  
C2  
C1  
C0  
This write-only bit enables/disables the state of the hall  
sensor supply.  
Write  
LXDS  
MX2  
MX1  
MX0  
1 = HVDD on  
0 = HVDD off  
Reset  
Value  
1
0
0
0
CYSX8 - Cyclic Sense Timing x 8.  
Reset  
Condition  
POR  
POR, Reset Mode or ext_reset  
This write-only bit influences the cyclic sense period as  
shown in Table 23.  
LXDS - Lx Analog Input Divider Select  
1 = Multiplier enabled  
0 = None  
This write-only bit selects the resistor divider for the Lx  
analog inputs. Voltage is internally clamped to VDD.  
0 = Lx Analog divider: 1  
CSAZ - Current Sense Auto-Zero Function Enable  
1 = Lx Analog divider: 3.6 (typ.)  
This write-only bit enables/disables the circuitry to lower  
the offset voltage of the current sense amplifier.  
MXx - Analog Multiplexer Input Select  
1 = Auto-zero function enabled  
0 = Auto-zero function disabled  
These write-only bits selects which analog input is  
multiplexed to the ADOUT0 pin according to Table 26.  
When disabled or when in Stop or Sleep Mode, the output  
buffer is not powered and the ADOUT0 output is left floating  
to achieve lower current consumption.  
CSGS - Current Sense Amplifier Gain Select  
This write-only bit selects the gain of the current sense  
amplifier.  
1 = 14.5 (typ.)  
0 = 30 (typ.)  
33912  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
41  
 复制成功!