欢迎访问ic37.com |
会员登录 免费注册
发布采购

33912 参数 Datasheet PDF下载

33912图片预览
型号: 33912
PDF下载: 下载PDF文件 查看货源
内容描述: LIN系统基础芯片,直流电动机预驱动器和电流 [LIN System Basis Chip with DC Motor Pre-driver and Current]
分类和应用: 驱动器
文件页数/大小: 47 页 / 596 K
品牌: FREESCALE [ Freescale ]
 浏览型号33912的Datasheet PDF文件第29页浏览型号33912的Datasheet PDF文件第30页浏览型号33912的Datasheet PDF文件第31页浏览型号33912的Datasheet PDF文件第32页浏览型号33912的Datasheet PDF文件第34页浏览型号33912的Datasheet PDF文件第35页浏览型号33912的Datasheet PDF文件第36页浏览型号33912的Datasheet PDF文件第37页  
FUNCTIONAL DEVICE OPERATIONS  
OPERATIONAL MODES  
Current Limit (LIN Interrupt)  
The transmitter is automatically re-enabled once TXD is  
high.  
The output low side FET is protected against over-current  
conditions. In case of an over-current condition (e.g. LIN bus  
short to VBAT), the transmitter will not be shut down. The bit  
LINOC in the LIN Status Register (LINSR) is set.  
A read of the LIN Status Register (LINSR) with the TXD pin  
at 5V will clear the bit TXDOM.  
LIN Dominant Voltage Level Selection  
If the LINM bit is set in the Interrupt Mask Register (IMR),  
an Interrupt IRQ will be generated.  
The LIN dominant voltage level can be selected by the bit  
LDVS in the LIN Control Register (LINCR).  
Over-temperature Shutdown (LIN Interrupt)  
LIN Receiver Operation Only  
The output low side FET is protected against over-  
temperature conditions. In case of an over-temperature  
condition, the transmitter will be shut down and the LINOT bit  
in the LIN Status Register (LINSR) is set.  
While in Normal Mode, the activation of the RXONLY bit  
disables the LIN TXD driver. If case of a LIN error condition,  
this bit is automatically set. If a low-power mode is selected  
with this bit set, the LIN wake-up functionality is disabled,  
then in STOP Mode, the RXD pin will reflect the state of the  
LIN bus.  
If the LINM bit is set in the Interrupt Mask Register (IMR),  
an Interrupt IRQ will be generated.  
The transmitter is automatically re-enabled once the  
condition is gone and TXD is high.  
STOP Mode And Wake-up Feature  
A read of the LIN Status Register (LINSR) with the TXD pin  
high, will re-enable the transmitter.  
During Stop Mode operation, the transmitter of the  
physical layer is disabled. If the LIN-PU bit was set in the Stop  
Mode sequence, the internal pull-up resistor is disconnected  
from VSUP and a small current source keeps the LIN pin in  
the recessive state. The receiver is still active and able to  
detect wake-up events on the LIN bus line.  
RXD Short-circuit Detection (LIN Interrupt)  
The LIN transceiver has a short-circuit detection for the  
RXD output pin. In case of an short-circuit condition, either 5V  
or Ground, the RXSHORT bit in the LIN Status Register  
(LINSR) is set and the transmitter is shut down.  
A dominant level longer than TPROPWL followed by a rising  
edge will generate a wake-up interrupt, and will be reported  
in the Interrupt Source Register (ISR). Also see Figure 11,  
page 19.  
If the LINM bit is set in the Interrupt Mask Register (IMR),  
an Interrupt IRQ will be generated.  
The transmitter is automatically re-enabled once the  
condition is gone (transition on RXD) and TXD is high.  
SLEEP Mode And Wake-up Feature  
A read of the LIN Status Register (LINSR) without the RXD  
pin short-circuit condition will clear the bit RXSHORT.  
During Sleep Mode operation, the transmitter of the  
physical layer is disabled. If the LIN-PU bit was set in the  
Sleep Mode sequence, the internal pull-up resistor is  
disconnected from VSUP and a small current source keeps  
the LIN pin in recessive state. The receiver must be active to  
detect wake-up events on the LIN bus line.  
TXD Dominant Detection (LIN Interrupt)  
The LIN transceiver monitors the TXD input pin to detect a  
stuck in dominant (0V) condition. In case of a stuck condition  
(TXD pin 0V for more than 1 second (typ.)), the transmitter is  
shut down and the TXDOM bit in the LIN Status Register  
(LINSR) is set.  
A dominant level longer than TPROPWL followed by a rising  
edge will generate a system wake-up (Reset), and will be  
reported in the Interrupt Source Register (ISR). Also see  
Figure 10, page 19.  
If the LINM bit is set in the IMR, an Interrupt IRQ will be  
generated.  
33912  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
33  
 复制成功!