欢迎访问ic37.com |
会员登录 免费注册
发布采购

33742S 参数 Datasheet PDF下载

33742S图片预览
型号: 33742S
PDF下载: 下载PDF文件 查看货源
内容描述: 系统基础芯片( SBC)与增强型高速CAN收发器 [System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver]
分类和应用:
文件页数/大小: 65 页 / 1605 K
品牌: FREESCALE [ Freescale ]
 浏览型号33742S的Datasheet PDF文件第7页浏览型号33742S的Datasheet PDF文件第8页浏览型号33742S的Datasheet PDF文件第9页浏览型号33742S的Datasheet PDF文件第10页浏览型号33742S的Datasheet PDF文件第12页浏览型号33742S的Datasheet PDF文件第13页浏览型号33742S的Datasheet PDF文件第14页浏览型号33742S的Datasheet PDF文件第15页  
ELECTRICAL CHARACTERISTICS  
STATIC ELECTRICAL CHARACTERISTICS  
Table 5. Static Electrical Characteristics (continued)  
Characteristics noted under conditions 4.75 V V2 5.25 V, 5.5 V VSUP 18 V, and -40°C TA 125°C. Typical values  
noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.  
Characteristic  
OUTPUT PIN (VDD) (CONTINUED) (18)  
Symbol  
Min  
Typ  
Max  
Unit  
Temperature Threshold Difference  
TSD -TPW  
VRSTTH  
20  
40  
°C  
V
Reset Threshold  
Threshold 1, Default Value after Reset, RSTTH Bit Set to Logic [0]  
Threshold 2, RSTTH Bit Set to Logic [1]  
4.5  
4.0  
4.6  
4.2  
4.7  
4.3  
VDD for Reset Active  
VDDR  
VDDR  
1.0  
VRSTTH  
V
Line Regulation (IDD = 10 mA, Capacitance = 47 µF Tantalum at VDD)  
9.0 V < VSUP < 18 V  
mV  
5.0  
10  
25  
25  
5.5 V < VSUP < 27 V  
Load Regulation (Capacitance = 47 µF Tantalum at V1)  
VLD  
mV  
mV  
1.0 mA < IDD < 200 mA  
25  
30  
75  
50  
Thermal Stability  
VTHERM-S  
VSUP = 13.5 V, IDD = 100 mA (19)  
OUTPUT PIN IN STOP MODE (VDD) (18)  
VDD Output Voltage  
IDD 2.0 mA  
V
VDDSTOP  
4.75  
4.75  
5.0  
5.0  
5.25  
5.25  
IDD 10 mA  
IDD Output Current to Wake-Up  
10  
17  
25  
mA  
V
IDDS-WU  
Reset Threshold (18)  
VRST-STOP  
Threshold 1, Default Value after Reset, RSTTH Bit Set to Logic [0]  
Threshold 2, RSTTH Bit Set to Logic [1]  
4.5  
4.1  
4.6  
4.2  
4.7  
4.3  
Line Regulation (Capacitance = 47 µF Tantalum at VDD)  
VLR-STOP  
mV  
mV  
5.5 V < VSUP < 27 V, IDD = 2.0 mA  
5.0  
15  
25  
75  
Load Regulation (Capacitance = 47 µF Tantalum at V1)  
VLD-STOP  
1.0 mA < IDD < 10 mA  
Notes  
18. IDD is the total regulator output current. VDD specification with external capacitor. Stability requirement: capacitance > 47 µF, ESR <  
1.3 (tantalum capacitor). In Reset, Normal Request, Normal and Standby modes, measures with capacitance = 47 µF  
tantalum.Selectable by RSTTH bit in SPI Register Reset Control Register (RCR).  
19. Guaranteed by characterization and design; it is not production tested.  
33742  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
11  
 复制成功!