欢迎访问ic37.com |
会员登录 免费注册
发布采购

F81218 参数 Datasheet PDF下载

F81218图片预览
型号: F81218
PDF下载: 下载PDF文件 查看货源
内容描述: ISA / LPC 6 UART数据表 [ISA/LPC to 6 UART Datasheet]
分类和应用: PC
文件页数/大小: 64 页 / 1414 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F81218的Datasheet PDF文件第19页浏览型号F81218的Datasheet PDF文件第20页浏览型号F81218的Datasheet PDF文件第21页浏览型号F81218的Datasheet PDF文件第22页浏览型号F81218的Datasheet PDF文件第24页浏览型号F81218的Datasheet PDF文件第25页浏览型号F81218的Datasheet PDF文件第26页浏览型号F81218的Datasheet PDF文件第27页  
F81218  
Write the same value to enable the timer, write 0 to disable timer.  
5.5 Serial IRQ  
F81218 supports a serial IRQ scheme. This allows a signal line to be used to report the  
legacy ISA interrupt requests. Because more than one device may need to share the signal serial  
IRQ signal line, an open drain signal scheme is used. The clock source is the PCI clock. The  
serial interrupt is transferred on the SERIRQ signal, one cycle consisting of three frames types: a  
start frame, several IRQ/Data frame, and one Stop frame.  
5.5.1 Start Frame  
There are two modes of operation for the SERIRQ Start frame: Quiet mode and Continuous  
mode. In the Quiet mode, the peripheral drives the SERIRQ signal active low for one clock, and  
then tri-states it. This brings all the states machines of the peripherals from idle to active states.  
The host controller will then take over driving SERIRQ signal low in the next clock and will continue  
driving the SERIRQ low for programmable 3 to 7 clock periods. This makes the total number of  
clocks low for 4 to 8 clock periods. After these clocks, the host controller will drive the SERIRQ high  
for one clock and then tri-states it. In the Continuous mode, only the host controller initiates the  
START frame to update IRQ/Data line information. The host controller drives the SERIRQ signal  
low for 4 to 8 clock periods. Upon a reset, the SERIRQ signal is defaulted to the Continuous mode  
for the host controller to initiate the first Start frame.  
5.5.2 IRQ/Data Frame  
Once the start frame has been initiated, all the peripherals must start counting frames based  
on the rising edge of the start pulse. Each IRQ/Data Frame is three clocks: Sample phase,  
Recovery phase, and Turn-around phase. During the Sample phase, the peripheral drives SERIRQ  
low if the corresponding IRQ is active. If the corresponding IRQ is inactive, then SERIRQ must be  
left tri-stated. During the Recovery phase, the peripheral device drives the SERIRQ high. During  
the Turn-around phase, the peripheral device left the SERIRQ tri-stated. The IRQ/Data Frame has  
a number of specific order , as shown in Table 5-1. The F81218 is only support IRQ3, IRQ4, IRQ5,  
IRQ9, IRQ10, and IRQ11.  
Table 5-1 IRQSER Sampling periods  
-18-  
August, 2007  
V0.33P  
 复制成功!