欢迎访问ic37.com |
会员登录 免费注册
发布采购

F75386M 参数 Datasheet PDF下载

F75386M图片预览
型号: F75386M
PDF下载: 下载PDF文件 查看货源
内容描述: 双± 1℃精确度温度传感器IC,具有风扇转速控制 [Dual ±1oC Accuracy Temperature Sensor IC with Fan Speed Control]
分类和应用: 风扇传感器温度传感器
文件页数/大小: 28 页 / 878 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F75386M的Datasheet PDF文件第7页浏览型号F75386M的Datasheet PDF文件第8页浏览型号F75386M的Datasheet PDF文件第9页浏览型号F75386M的Datasheet PDF文件第10页浏览型号F75386M的Datasheet PDF文件第12页浏览型号F75386M的Datasheet PDF文件第13页浏览型号F75386M的Datasheet PDF文件第14页浏览型号F75386M的Datasheet PDF文件第15页  
F75386  
6.4 Alert# Signal  
ALERT#/FANIN (pin 6) can be used as ALERT# output or fan tachometer input by setting Configuration Register (index  
03h). When pin 6 is used as ALERT# output, there are three different alert functions can be used. The interrupt methods that  
ALERT# pin can act are (1) Comparator mode (2) Interrupt mode (3) Alert Response Address mode.  
6.4.1 Comparator mode  
When the Comparator Mode bit in Configuration Register (index BFh) is asserted, ALERT# is used as a temperature  
comparator. If the triggering conditions occur, ALERT# will go to low and relative alert status will be asserted until those  
conditions are no longer present. This mode is not the power-on default state. Note that the triggering conditions do not  
include BUSY and OPEN status in Configuration Register (index 02h).  
Remote Temperature High Limit  
Monitoring Remote Temperature  
F75386 ALERT# pin  
Remote High Alert Status  
TIME  
6.4.2 Interrupt mode  
The F75386’s ALERT# output can be used as a simple interrupt signal if Comparator Mode bit is not asserted. If the  
triggering conditions occur, relative alert status will be asserted and ALERT# will go to low. The F75386 will set the ALERT  
Mask bit and relative alert status will be cleared after master’s reading of the Status Register (Index 02h or 18h). The ALERT  
Mask bit is set in order to prevent further ALERT# triggering after the end of one temperature conversion if the triggering  
conditions are still present. At the end of interrupt service routine, the master has to reset ALERT Mask bit in configuration  
register. Note that the triggering conditions do not include BUSY and OPEN status in Configuration Register (index 02h).  
-7-  
F75386  
July, 2007  
V0.27P