欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC81F4432Q 参数 Datasheet PDF下载

MC81F4432Q图片预览
型号: MC81F4432Q
PDF下载: 下载PDF文件 查看货源
内容描述: ABOV半导体的8位单芯片微控制器产品 [ABOV SEMICONDUCTOR 8-BIT SINGLE-CHIP MICROCONTROLLERS]
分类和应用: 半导体微控制器
文件页数/大小: 198 页 / 4293 K
品牌: FINECHIPS [ FINECHIPS ]
 浏览型号MC81F4432Q的Datasheet PDF文件第117页浏览型号MC81F4432Q的Datasheet PDF文件第118页浏览型号MC81F4432Q的Datasheet PDF文件第119页浏览型号MC81F4432Q的Datasheet PDF文件第120页浏览型号MC81F4432Q的Datasheet PDF文件第122页浏览型号MC81F4432Q的Datasheet PDF文件第123页浏览型号MC81F4432Q的Datasheet PDF文件第124页浏览型号MC81F4432Q的Datasheet PDF文件第125页  
MC81F4432  
18.4 Timer 0 16-BIT Mode  
T0CS  
T0OVIE  
fxx/2048  
fxx/512  
fxx/128  
fxx/32  
fxx/16  
fxx/8  
fxx/4  
fxx/2  
fxt  
Timer 0 overflow INT enable  
Data BUS  
8
OVF  
T0OVIR  
T0 Overflow  
Interrupt  
Timer 0 Overflow INT request  
M
U
X
T1CR  
T0CR  
T0OVIF  
T0CC  
Match signal  
16-Bit Up Counter  
(Read - only)  
Clear  
R
Clear  
T0MIE  
EC0  
Timer 0 INT enable  
M
U
X
Counter stop  
Match  
16-Bit Comparator  
T0MIR  
T0 Match  
Interrupt  
Timer 0 Match INT request  
T0O/PWM0O  
M
U
X
EXT1  
T0MIF  
T0MS  
Timer 0 Buffer Register  
T0CC  
Overflow signal  
Match signal  
EINT0L  
MSB  
LSB  
Timer 0 Data Register  
T1DR  
T0DR  
EXT1  
Interrupt  
8
Data BUS  
Timer 1 + Timer 0  
Timer 0 (16bit)  
Figure 18-3 16-bit Timer 0 Block Diagram  
The 16-bit timer 0 is a 16-bit general-purpose timer. Timer 0 has three operating modes, you can  
select one of them using the appropriate T0SCR setting:  
- Interval timer mode (Toggle output at T0O pin)  
- Capture input mode with a rising or falling edge trigger at EXT1 pin  
- PWM mode (PWM0O)  
The 16-bit timer 0 has the following functional components:  
-
-
-
-
Clock frequency divider (fxx divided by 2048, 512, 128, 32, 16, 8, 4, 2, fxt) with multiplexer  
External clock input pin, EC0 (R02)  
I/O pins for capture input, EXT1 (R03) or PWM or match output PWM0O/T0O (R03)  
16-bit counter (T0CR+T1CR), 16-bit comparator, and 16-bit reference data register  
(T0DR+T1DR)  
-
-
Timer 0 status and control register (T0SCR)  
Timer 0 overflow interrupt and match interrupt generation  
October 19, 2009 Ver.1.35  
121