Pin Configuration
V
V
CCA CCB
20
1
2
3
4
5
6
19
18
17
16
15
A
B
0
0
A1
A2
A3
A4
B1
B2
B
3
B
4
7
8
9
14
13
A
B
5
5
A
6
B
6
12
A7
B7
10
11
GND /OE
Figure 2.
Pin Configuration (Top Through View)
Pin Definitions
Pin #
1
Name
VCCA
A0
Description
A-Side Power Supply
2
A-Side Inputs or 3-State Outputs
A-Side Inputs or 3-State Outputs
A-Side Inputs or 3-State Outputs
A-Side Inputs or 3-State Outputs
A-Side Inputs or 3-State Outputs
A-Side Inputs or 3-State Outputs
A-Side Inputs or 3-State Outputs
A-Side Inputs or 3-State Outputs
Ground
3
A1
4
A2
5
A3
6
A4
7
A5
8
A6
9
A7
10
11
12
13
14
15
16
17
18
19
20
DAP
GND
/OE
B7
Output Enable Input
B-Side Inputs or 3-State Outputs
B-Side Inputs or 3-State Outputs
B-Side Inputs or 3-State Outputs
B-Side Inputs or 3-State Outputs
B-Side Inputs or 3-State Outputs
B-Side Inputs or 3-State Outputs
B-Side Inputs or 3-State Outputs
B-Side Inputs or 3-State Outputs
B-Side Power Supply
B6
B5
B4
B3
B2
B1
B0
VCCB
NC
No Connect
© 2010 Fairchild Semiconductor Corporation
FXMA108 • Rev. 1.0.1
www.fairchildsemi.com
3