欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT86L30IV 参数 Datasheet PDF下载

XRT86L30IV图片预览
型号: XRT86L30IV
PDF下载: 下载PDF文件 查看货源
内容描述: 单一T1 / E1 / J1成帧器/ LIU COMBO [SINGLE T1/E1/J1 FRAMER/LIU COMBO]
分类和应用:
文件页数/大小: 284 页 / 1793 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT86L30IV的Datasheet PDF文件第53页浏览型号XRT86L30IV的Datasheet PDF文件第54页浏览型号XRT86L30IV的Datasheet PDF文件第55页浏览型号XRT86L30IV的Datasheet PDF文件第56页浏览型号XRT86L30IV的Datasheet PDF文件第58页浏览型号XRT86L30IV的Datasheet PDF文件第59页浏览型号XRT86L30IV的Datasheet PDF文件第60页浏览型号XRT86L30IV的Datasheet PDF文件第61页  
XRT86L30  
REV. 1.0.1  
SINGLE T1/E1/J1 FRAMER/LIU COMBO  
TABLE 19: SYNCHRONIZATION MUX REGISTER - T1 MODE  
R
EGISTER 9 - T1 MODE  
IT UNCTION  
S
YNCHRONIZATION MUX REGISTER (SMR)  
HEX ADDRESS: 0X0109  
B
F
TYPE  
D
EFAULT  
DESCRIPTION-OPERATION  
3 - 2 Reserved  
1 CRCSRC  
-
-
Reserved  
CRC-6 Bits Source Select  
R/W  
0
This bit determines where the CRC-6 bits should be inserted from.  
0 = The CRC-6 bits are generated and inserted internally.  
1 = The CRC-6 bits are passed through from the input serial data  
only when IOMUX=0 and CSS < 3.  
NOTE  
:
This bit-field is ignored if CRC Multiframe Alignment is  
disabled  
0
FSRC  
R/W  
0
Framing Alignment Bits Source Select  
Determines where the framing alignment bits should be inserted  
from.  
0 = The framing alignment bits are inserted internally.  
1 = The framing alignment bits are passed through from the input  
serial data only when IOMUX=0 and CSS < 3.  
T
ABLE 20: TRANSMIT  
S
IGNALING AND  
D
ATA  
INK  
L
INK  
S
ELECT  
R
EGISTER - E1 MODE  
DDRESS:0X010A  
R
EGISTER 10 - E1 MODE  
TRANSMIT  
S
IGNALING AND ATA  
D
L
S
ELECT  
R
EGISTER (TSDLSR)  
H
EX  
A
B
IT  
F
UNCTION  
TYPE  
D
EFAULT  
DESCRIPTION-OPERATION  
7
6
5
TxSa8ENB  
TxSa7ENB  
TxSa6ENB  
R/W  
R/W  
R/W  
0
Specifies if the Sa8 bit-field (bit 7 within timeslot 0 of non-FAS  
frames) will be involved in the transport of Data Link Information  
0 = Data Link Interface does not use Sa8 bit-field. Sa8 bit-field within  
each outbound non-FAS frame will be set to 1.  
1 = Data Link Interface uses Sa8 bit-field.  
N
OTE: This bit-field is only active when the TxSIGDL[2:0] bits within  
this register are set to 00x. This bit-field is ignored in all other  
case.  
0
Specifies if the Sa7 bit-field (bit 6 within timeslot 0 of non-FAS  
frames) will be involved in the transport of Data Link Information  
0 = Data Link Interface does not use Sa7 bit-field. Sa7 bit-field within  
each outbound non-FAS frame will be set to 1.  
1 = Data Link Interface uses Sa7 bit-field.  
N
OTE: This bit-field is only active when the TxSIGDL[2:0] bits within  
this register are set to 00x. This bit-field is ignored in all other  
cases.  
0
Specifies if the Sa6 bit-field (bit 5 within timeslot 0 of non-FAS  
frames) will be involved in the transport of Data Link Information  
0 = Data Link Interface does not use Sa6 bit-field. Sa6 bit-field within  
each outbound non-FAS frame will be set to 1.  
1 = Data Link Interface uses Sa6 bit-field.  
N
OTE: This bit-field is only active when the TxSIGDL[2:0] bits within  
this register are set to 00x. This bit-field is ignored in all other  
case.  
46  
 复制成功!