欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT86L30IV 参数 Datasheet PDF下载

XRT86L30IV图片预览
型号: XRT86L30IV
PDF下载: 下载PDF文件 查看货源
内容描述: 单一T1 / E1 / J1成帧器/ LIU COMBO [SINGLE T1/E1/J1 FRAMER/LIU COMBO]
分类和应用:
文件页数/大小: 284 页 / 1793 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT86L30IV的Datasheet PDF文件第103页浏览型号XRT86L30IV的Datasheet PDF文件第104页浏览型号XRT86L30IV的Datasheet PDF文件第105页浏览型号XRT86L30IV的Datasheet PDF文件第106页浏览型号XRT86L30IV的Datasheet PDF文件第108页浏览型号XRT86L30IV的Datasheet PDF文件第109页浏览型号XRT86L30IV的Datasheet PDF文件第110页浏览型号XRT86L30IV的Datasheet PDF文件第111页  
XRT86L30  
REV. 1.0.1  
SINGLE T1/E1/J1 FRAMER/LIU COMBO  
TABLE 111: BLOCK  
INTERRUPT  
STATUS  
REGISTER  
R
B
EGISTER 528  
IT  
B
LOCK  
I
NTERRUPT TATUS  
S
R
EGISTER (BISR)  
HEX ADDRESS: 0X0B00  
FUNCTION  
TYPE  
D
EFAULT  
DESCRIPTION-OPERATION  
2
SLIP  
RO  
0
Slip Buffer Block Interrupt Status  
Indicates if the Slip Buffer block has any outstanding interrupt  
requests awaiting service.  
0 = No outstanding interrupts awaiting service  
1 = Slip Buffer block has an interrupt awaiting service. Interrupt Ser-  
vice routine should branch to and read Slip Buffer Interrupt Status  
register (address 0xXA,0x09.  
N
OTE: This bit-field will be reset to 0 after the microprocessor has  
performed a read of the Slip Buffer Interrupt Status  
Register.  
1
ALARM  
RO  
0
Alarm & Error Block Interrupt Status  
Indicates if the Alarm & Error Block has any outstanding interrupts  
that are awaiting service.  
0 = No outstanding interrupts awaiting service  
1 = Alarm & Error Block has an interrupt awaiting service. Interrupt  
SerStatus Register (address xA,02)  
N
OTE: This bit-field will be reset to 0 after the microprocessor has  
performed a read of the Alarm & Error Interrupt Status  
register.  
0
T1/E1 FRAME  
RO  
0
T1/E1 Framer Block Interrupt Status  
Indicates if an T1/E1 Frame Status interrupt request is awaiting ser-  
vice.  
0 = No T1/E1 Frame Status interrupt is pending  
1 = T1/E1 Framer Status interrupt is awaiting service.  
TABLE 112: BLOCK  
INTERRUPT  
ENABLE REGISTER  
R
EGISTER 529  
IT  
B
LOCK  
I
NTERRUPT  
E
NABLE EGISTER (BIER)  
R
HEX ADDRESS: 0X0B01  
B
FUNCTION  
T
YPE  
D
EFAULT  
DESCRIPTION-OPERATION  
7
SA6_ENB  
R/W  
R/W  
R/W  
0
0
0
SA6 interrupt enable  
6
5
LBCODE_ENB  
RXCLKLOSS  
Loopback code interrupt enable  
RxLineClk Loss Interrupt Enable  
0 = Disables interrupt  
1 = Enables interrupt  
4
3
2
ONESEC_ENB  
HDLC_ENB  
SLIP_ENB  
R/W  
R/W  
R/W  
0
0
0
One Second Interrupt Enable  
0 = Disables interrupt  
1 = Enables Interrupt  
HDLC Block Interrupt Enable  
0 = Disables all HDLC Block interrupts  
1 = Enables HDLC Block (for interrupt generation) at the block level  
Slip Buffer Block Interrupt Enable  
0 = Disables all Slip Buffer Block Interrupts  
1 = Enables Slip Buffer Block at the block level  
96  
 复制成功!