欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT83SL28IV 参数 Datasheet PDF下载

XRT83SL28IV图片预览
型号: XRT83SL28IV
PDF下载: 下载PDF文件 查看货源
内容描述: 8路E1短程线路接口单元 [8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT]
分类和应用: 数字传输接口电信集成电路电信电路PC
文件页数/大小: 47 页 / 1000 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT83SL28IV的Datasheet PDF文件第2页浏览型号XRT83SL28IV的Datasheet PDF文件第3页浏览型号XRT83SL28IV的Datasheet PDF文件第4页浏览型号XRT83SL28IV的Datasheet PDF文件第5页浏览型号XRT83SL28IV的Datasheet PDF文件第7页浏览型号XRT83SL28IV的Datasheet PDF文件第8页浏览型号XRT83SL28IV的Datasheet PDF文件第9页浏览型号XRT83SL28IV的Datasheet PDF文件第10页  
XRT83SL28  
xr  
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT  
REV. 1.0.0  
3.1.1 LOCAL ANALOG LOOPBACK .................................................................................................................................. 24  
FIGURE 18. SIMPLIFIED BLOCK DIAGRAM OF LOCAL ANALOG LOOPBACK ......................................................................................... 24  
3.1.2 REMOTE LOOPBACK................................................................................................................................................ 24  
FIGURE 19. SIMPLIFIED BLOCK DIAGRAM OF REMOTE LOOPBACK.................................................................................................... 24  
3.1.3 DIGITAL LOOPBACK................................................................................................................................................. 25  
FIGURE 20. SIMPLIFIED BLOCK DIAGRAM OF DIGITAL LOOPBACK..................................................................................................... 25  
3.2 LINE CARD REDUNDANCY ........................................................................................................................... 26  
3.2.1 1:1 AND 1+1 REDUNDANCY WITHOUT RELAYS.................................................................................................... 26  
3.2.2 TRANSMIT INTERFACE WITH 1:1 AND 1+1 REDUNDANCY.................................................................................. 26  
FIGURE 21. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR 1:1 AND 1+1 REDUNDANCY ......................................... 26  
3.2.3 RECEIVE INTERFACE WITH 1:1 AND 1+1 REDUNDANCY..................................................................................... 27  
FIGURE 22. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR 1:1 AND 1+1 REDUNDANCY ........................................... 27  
3.2.4 N+1 REDUNDANCY USING EXTERNAL RELAYS ................................................................................................... 27  
3.2.5 TRANSMIT INTERFACE WITH N+1 REDUNDANCY ................................................................................................ 28  
FIGURE 23. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR N+1 REDUNDANCY...................................................... 28  
3.2.6 RECEIVE INTERFACE WITH N+1 REDUNDANCY ................................................................................................... 29  
FIGURE 24. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR N+1 REDUNDANCY........................................................ 29  
3.3 POWER FAILURE PROTECTION .................................................................................................................. 30  
3.4 OVERVOLTAGE AND OVERCURRENT PROTECTION ............................................................................... 30  
3.5 NON-INTRUSIVE MONITORING .................................................................................................................... 30  
FIGURE 25. SIMPLIFIED BLOCK DIAGRAM OF A NON-INTRUSIVE MONITORING APPLICATION............................................................... 30  
4.0 SERIAL MICROPROCESSOR INTERFACE BLOCK ..........................................................................31  
FIGURE 26. SIMPLIFIED BLOCK DIAGRAM OF THE SERIAL MICROPROCESSOR INTERFACE ................................................................. 31  
4.1 SERIAL TIMING INFORMATION .................................................................................................................... 31  
FIGURE 27. TIMING DIAGRAM FOR THE SERIAL MICROPROCESSOR INTERFACE ................................................................................ 31  
4.2 16-BIT SERIAL DATA INPUT DESCRIPTION ............................................................................................... 32  
4.2.1 R/W (SCLK1)............................................................................................................................................................... 32  
4.2.2 A[5:0] (SCLK2 - SCLK7)............................................................................................................................................. 32  
4.2.3 X (DUMMY BIT SCLK8).............................................................................................................................................. 32  
4.2.4 D[7:0] (SCLK9 - SCLK16)........................................................................................................................................... 32  
4.3 8-BIT SERIAL DATA OUTPUT DESCRIPTION ............................................................................................. 32  
TABLE 6: MICROPROCESSOR REGISTER DESCRIPTION .................................................................................................................... 33  
TABLE 7: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION ................................................................................................... 35  
TABLE 8: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION ................................................................................................... 36  
TABLE 9: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION ................................................................................................... 36  
TABLE 10: MICROPROCESSOR REGISTER BIT DESCRIPTION ............................................................................................................ 36  
TABLE 11: MICROPROCESSOR REGISTER BIT DESCRIPTION ............................................................................................................ 38  
TABLE 12: MICROPROCESSOR REGISTER BIT DESCRIPTION ............................................................................................................ 38  
TABLE 13: MICROPROCESSOR REGISTER BIT DESCRIPTION ............................................................................................................ 39  
ELECTRICAL CHARACTERISTICS ................................................................................41  
TABLE 14: ABSOLUTE MAXIMUM RATINGS....................................................................................................................................... 41  
TABLE 15: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS .................................................................................... 41  
TABLE 16: AC ELECTRICAL CHARACTERISTICS ............................................................................................................................... 41  
TABLE 17: POWER CONSUMPTION.................................................................................................................................................. 41  
TABLE 18: RECEIVER ELECTRICAL CHARACTERISTICS ..................................................................................................................... 42  
TABLE 19: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS .......................................................................................................... 43  
ORDERING INFORMATION.............................................................................................44  
PACKAGE DIMENSIONS.................................................................................................44  
REVISION HISTORY.......................................................................................................................................45  
II