欢迎访问ic37.com |
会员登录 免费注册
发布采购

MP8830 参数 Datasheet PDF下载

MP8830图片预览
型号: MP8830
PDF下载: 下载PDF文件 查看货源
内容描述: 三路10位高速模拟数字转换器,具有数字控制的参考 [Triple 10-bit High Speed Analog-to-Digital Converter with Digitally Controlled References]
分类和应用: 转换器
文件页数/大小: 20 页 / 291 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号MP8830的Datasheet PDF文件第1页浏览型号MP8830的Datasheet PDF文件第2页浏览型号MP8830的Datasheet PDF文件第3页浏览型号MP8830的Datasheet PDF文件第4页浏览型号MP8830的Datasheet PDF文件第6页浏览型号MP8830的Datasheet PDF文件第7页浏览型号MP8830的Datasheet PDF文件第8页浏览型号MP8830的Datasheet PDF文件第9页  
MP8830
Parameter
Symbol
Min
Typ
Max
Units
Test Conditions/Comments
Offset DAC
Resolution
Differential Non-Linearity
Integral Non-Linearity
V
RB
Range
N
DNL
INL
ZSR
152
158
–0.5
6
0.5
1
164
Bits
LSB
LSB
mV
This is measured as the voltage difference at
the clamp pin of the selected channel when
the offset DAC changed from 000 (hex) to 3F
(hex) with the gain DAC at 1FF (hex). Refer
to V
RT
and V
RB
EQNs in the theory of opera-
tion section.
After the specified maximum change in offset
DAC setting, the ADC should output the same
code
1
LSB for all of the following conver-
sions assuming the analog input remains
fixed, i.e. DC.
For a 00 (hex) to 3F (hex) change of offset
DAC code.
Maximum Offset Change per Cycle
2
MOC
100
% FSR
Full Scale Settling Time
2
ts-od
200
ns
Black Level Clamp Switch
On Resistance
Input Leakage
Clamp Switching Charge Injection
2
Voltage at Clamp Pin
R
ON
IL
CLP
Q
CLP
V
CLP
170
180
100
150
25
50
190
nA
pC
mV
Effective R
IN
at clamp pin.
Offset DAC at 00 (hex) (worst case condition).
Offset DAC at 00 (hex) (worst case condition).
Offset by 4 LSB from bottom tap of ADC lad-
der. Gain = 000 (H). Offset DAC = 00.
Reference Voltage Requirements (See Theory of Operation)
Reference Voltage
V
REF
0.93
0.5
Calibration Voltage
Sense Pins Input Resistance
(ASENS, BSENS, CSENS)
VCAL
RINS
AGND
560
1
1.07
1.15
AV
DD
V
V
V
RINS is measured from the sense pin to
AGND2, BGND2, CGND2 with the power
turned off and test voltage less than 250 mV.
All linearity specifications assume the refer-
ence voltage = AV
DD
X ( 0.2 ).
Functional.
Power Supplies (Note: All GND pins are substrate)
Analog Positive Supply
Digital Positive Supply
Analog Negative Supply
Digital Negative Supply
Power Supply Rejection
Supply Current
AV
DD
DV
DD
AGND
DGND
PSRR
I
DD
100
4.75
AV
DD
0
0
5
AV
DD
0
0
5.25
AV
DD
0
0
–60
130
V
V
V
V
dB
mA
f=1 KHz.
During specified operation.
Bypass power supply pins.
Bypass power supply pins.
Digital Characteristics
Digital Input High Voltage for Control
Pins
Digital Input Low Voltage for Control
Pins
Digital Input High Voltage for DAC
Input Pins
Digital Input Low Voltage for DAC
Input Pins
V
OL
V
OH
Digital Input Leakage Current
V
IH
V
IL
V
IH
V
IL
V
OL
V
OH
I
IN
4.5
–10
10
µA
2.4
0.4
0.5
3.5
1.5
V
V
V
V
V
All digital input pins other than DAC data
inputs.
All digital input pins other than DAC data
inputs.
DAC data inputs, CD0-CD14
DAC data inputs, CD0-CD14
@ I
OL
= 4 mA
@ I
OH
= 4 mA
Rev. 1.00
5