欢迎访问ic37.com |
会员登录 免费注册
发布采购

4450HG/3-K 参数 Datasheet PDF下载

4450HG/3-K图片预览
型号: 4450HG/3-K
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor, CMOS, PBGA324, ROHS COMPLIANT, HSBGA-324]
分类和应用: 外围集成电路
文件页数/大小: 92 页 / 780 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号4450HG/3-K的Datasheet PDF文件第39页浏览型号4450HG/3-K的Datasheet PDF文件第40页浏览型号4450HG/3-K的Datasheet PDF文件第41页浏览型号4450HG/3-K的Datasheet PDF文件第42页浏览型号4450HG/3-K的Datasheet PDF文件第44页浏览型号4450HG/3-K的Datasheet PDF文件第45页浏览型号4450HG/3-K的Datasheet PDF文件第46页浏览型号4450HG/3-K的Datasheet PDF文件第47页  
Table 6-8 contains the pin descriptions for the RGMII/RTBI host interface port when  
configured in PHY mode.  
Table 6-8. 4450 RGMII/RTBI Host pin descriptions - PHY mode  
Pin Name  
RGMII/RTBI Signal  
I/O  
Description  
hx_clk_1  
hx_txc  
in  
The receive reference clock will be 125MHz,  
25MHz or 2.5MHz.  
hx_bus1[4]  
RGMII: hx_tx_ctl  
RTBI: hx_txd[4]  
in  
in  
In RTBI mode, contains the fifth bit on the  
rising edge of rxc and the tenth bit on the  
falling edge of rxc.  
In RGMII mode, rxdv on the rising edge of  
rxc and a logical derivative of rxdv (i.e., rxdv  
XOR rxerr) on the falling edge of rxc.  
hx_bus1[3:0]  
hx_txd[3:0]  
In RTBI mode, contains bits [3:0] on the  
rising edge of rxc and bits [8:5] on the  
falling edge of rxc.  
In RGMII mode, bit [3:0] on rising edge of  
rxc, bits [7:4] on the falling edge of rxc.  
hx_clk_0  
hx_rxc  
out  
out  
The transmit reference clock will be 125MHz,  
25MHz or 2.5MHz.  
hx_bus0[4]  
RGMII: hx_rx_ctl  
RTBI: hx_rxd[4]  
In RTBI mode, contains the fifth bit on the  
rising edge of txc and the tenth bit on the  
falling edge of rxc.  
In RGMII mode, rxdv on the rising edge of  
rxc and a logical derivative of rxdv(rxdv XOR  
rxerr) on the falling edge of rxc.  
hx_bus0[3:0]  
hx_rxd[3:0]  
out  
In RTBI mode, contains bits [3:0] on the  
rising edge of txc and bits [8:5] on the  
falling edge of txc.  
In RGMII mode, bit [3:0] on rising edge of  
txc, bits [7:4] on the falling edge of txc.  
Note  
1. hx = h0 or h1  
6.2.3  
Network GMAC RGMII/RTBI Interface Usage  
This section discusses the use of GMAC interfaces for the network side interfaces n0 or n1  
when configured to support operation in RGMII or RTBI modes.  
6.2.3.1  
Network GMAC RGMII/RTBI Pin Mappings  
Table 6-9. 4450 RGMII/RTBI MAC/PHY modes Network pin mappings  
Pin Name  
MAC-RGMII  
RGMII Signal  
nx_rxc  
MAC-RTBI  
RTBI Signal  
nx_rxc  
PHY-RGMII  
PHY-RTBI  
RTBI Signal  
nx_txc  
I/O  
in  
I/O  
in  
RGMII Signal I/O  
I/O  
in  
nx_clk_1  
nx_txc  
in  
nx_ctrl_1  
nx_bus1[3:0]  
nx_clk_0  
nx_rx_ctl  
nx_rxd[3:0]  
nx_txc  
in  
nx_rxd[4]  
nx_rxd[3:0]  
nx_txc  
in  
nx_tx_ctl  
nx_txd[3:0]  
nx_rxc  
in  
nx_txd[4]  
nx_txd[3:0]  
nx_rxc  
in  
in  
in  
in  
in  
out  
out  
out  
out  
4450 – Data Sheet, DS-0131-06  
Page43  
Hifn Confidential  
 复制成功!