欢迎访问ic37.com |
会员登录 免费注册
发布采购

4450HG/3-K 参数 Datasheet PDF下载

4450HG/3-K图片预览
型号: 4450HG/3-K
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor, CMOS, PBGA324, ROHS COMPLIANT, HSBGA-324]
分类和应用: 外围集成电路
文件页数/大小: 92 页 / 780 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号4450HG/3-K的Datasheet PDF文件第43页浏览型号4450HG/3-K的Datasheet PDF文件第44页浏览型号4450HG/3-K的Datasheet PDF文件第45页浏览型号4450HG/3-K的Datasheet PDF文件第46页浏览型号4450HG/3-K的Datasheet PDF文件第48页浏览型号4450HG/3-K的Datasheet PDF文件第49页浏览型号4450HG/3-K的Datasheet PDF文件第50页浏览型号4450HG/3-K的Datasheet PDF文件第51页  
Table 6-10. 4450 RGMII/RTBI Network pin descriptions - MAC mode  
Pin Name  
RGMII/RTBI Signal  
RGMII: nx_tx_ctl  
RTBI: nx_txd[4]  
I/O  
Description  
nx_ctrl_0  
out  
In RTBI mode, contains the fifth bit on the  
rising edge of txc and the tenth bit on the  
falling edge of rxc.  
In RGMII mode, txdv on the rising edge of  
txc and a logical derivative of txdv (i.e., txdv  
XOR txerr) on the falling edge of txc.  
nx_bus0[3:0]  
nx_txd[3:0]  
out  
In RTBI mode, contains bits [3:0] on the  
rising edge of txc and bits [8:5] on the  
falling edge of txc.  
In RGMII mode, bit [3:0] on rising edge of  
txc, bits [7:4] on the falling edge of txc.  
Note  
nx = n0 or n1  
Table 6-11 contains the pin descriptions for the RGMII/RTBI network interface port when  
configured in PHY mode.  
Table 6-11. 4450 RGMII/RTBI Network pin descriptions - PHY mode  
Pin Name  
RGMII/RTBI Signal  
I/O  
Description  
nx_clk_1  
nx_txc  
in  
The receive reference clock will be 125MHz,  
25MHz or 2.5MHz.  
nx_ctrl_1  
RGMII: nx_tx_ctl  
RTBI: nx_txd[4]  
in  
in  
In RTBI mode, contains the fifth bit on the  
rising edge of rxc and the tenth bit on the  
falling edge of rxc.  
In RGMII mode, rxdv on the rising edge of  
rxc and a logical derivative of rxdv (i.e., rxdv  
XOR rxerr) on the falling edge of rxc.  
nx_bus1[3:0]  
nx_txd[3:0]  
In RTBI mode, contains bits [3:0] on the  
rising edge of rxc and bits [8:5] on the  
falling edge of rxc.  
In RGMII mode, bit [3:0] on rising edge of  
rxc, bits [7:4] on the falling edge of rxc.  
nx_clk_0  
nx_ctrl_0  
nx_rxc  
out  
out  
The transmit reference clock will be 125MHz,  
25MHz or 2.5MHz.  
RGMII: nx_rx_ctl  
RTBI: nx_rxd[4]  
In RTBI mode, contains the fifth bit on the  
rising edge of txc and the tenth bit on the  
falling edge of rxc.  
In RGMII mode, rxdv on the rising edge of  
rxc and a logical derivative of rxdv(rxdv XOR  
rxerr) on the falling edge of rxc.  
nx_bus0[3:0]  
nx_rxd[3:0]  
out  
In RTBI mode, contains bits [3:0] on the  
rising edge of txc and bits [8:5] on the  
falling edge of txc.  
In RGMII mode, bit [3:0] on rising edge of  
txc, bits [7:4] on the falling edge of txc.  
Note  
nx = n0 or n1  
4450 – Data Sheet, DS-0131-06  
Page47  
Hifn Confidential  
 复制成功!