欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM636165-XXI 参数 Datasheet PDF下载

EM636165-XXI图片预览
型号: EM636165-XXI
PDF下载: 下载PDF文件 查看货源
内容描述: 1Mega ×16同步DRAM (SDRAM)的 [1Mega x 16 Synchronous DRAM (SDRAM)]
分类和应用: 动态存储器
文件页数/大小: 73 页 / 756 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM636165-XXI的Datasheet PDF文件第15页浏览型号EM636165-XXI的Datasheet PDF文件第16页浏览型号EM636165-XXI的Datasheet PDF文件第17页浏览型号EM636165-XXI的Datasheet PDF文件第18页浏览型号EM636165-XXI的Datasheet PDF文件第20页浏览型号EM636165-XXI的Datasheet PDF文件第21页浏览型号EM636165-XXI的Datasheet PDF文件第22页浏览型号EM636165-XXI的Datasheet PDF文件第23页  
EtronTech  
EM636165-XXI  
1M x 16 SDRAM  
Electrical Characteristics and Recommended A.C. Operating Conditions  
±
(VDD = 3.3V 0.3V, Ta = -40~85 C) (Note: 5, 6, 7, 8)  
°
-6I(G)/7I(G)/8I(G)/10I(G)  
Symbol  
A.C. Parameter  
Row cycle time  
Min.  
Max.  
Unit Note  
TRC  
54/63/72/90  
9
(same bank)  
tRCD  
RAS# to CAS# delay  
(same bank)  
16/16/16/30  
9
ns  
9
TRP  
Precharge to refresh/row activate  
command (same bank)  
16/16/16/30  
12/14/16/20  
tRRD  
Row activate to row activate delay  
(different banks)  
9
tRAS  
tWR  
Row activate to precharge time  
(same bank)  
36/42/48/60  
100,000  
Write recovery time  
Cycle  
1
TCK1  
TCK2  
TCK3  
TCH  
TCL  
TAC1  
tAC2  
tAC3  
tCCD  
tOH  
CL* = 1  
-20/20/20/30  
-7.5/8/8/15  
6/7/8/10  
10  
Clock cycle time  
CL* = 2  
CL* = 3  
ns  
11  
11  
Clock high time  
Clock low time  
2/2.5/3/3.5  
2/2.5/3/3.5  
Access time from CLK  
(positive edge)  
CL* = 1  
CL* = 2  
CL* = 3  
-8/13/18/27  
-6/6.5/7/12  
5/5.5/6.5/7.5  
11  
10  
CAS# to CAS# Delay time  
Data output hold time  
1
Cycle  
2/2/2/3  
1/1/2/2  
tLZ  
Data output low impedance  
Data output high impedance  
tHZ  
4/5/6/8  
8
tIS  
Data/Address/Control Input set-up time  
Data/Address/Control Input hold time  
PowerDown Exit set-up time  
Refresh time  
2/2/2.5/3  
1
ns  
11  
11  
tIH  
tPDE  
tREF  
6/7/8/10  
64  
ms  
* CL is CAS# Latency.  
Note:  
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to  
the device.  
2. All voltages are referenced to VSS. VIH(Max)=4.6 for pulse width5ns.VIL(Min)=-1.5Vfor pulse width5ns.  
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the  
minimum value of tCK and tRC. Input signals are changed one time during tCK.  
4. These parameters depend on the output loading. Specified values are obtained with the output open.  
5. Power-up sequence is described in Note 12.  
Preliminary  
19  
Rev. 1.1 Apr. 2005  
 复制成功!