欢迎访问ic37.com |
会员登录 免费注册
发布采购

M52D128168A-10BIG 参数 Datasheet PDF下载

M52D128168A-10BIG图片预览
型号: M52D128168A-10BIG
PDF下载: 下载PDF文件 查看货源
内容描述: 2M ×16位×4银行同步DRAM [2M x 16 Bit x 4 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 47 页 / 1134 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M52D128168A-10BIG的Datasheet PDF文件第2页浏览型号M52D128168A-10BIG的Datasheet PDF文件第3页浏览型号M52D128168A-10BIG的Datasheet PDF文件第4页浏览型号M52D128168A-10BIG的Datasheet PDF文件第5页浏览型号M52D128168A-10BIG的Datasheet PDF文件第7页浏览型号M52D128168A-10BIG的Datasheet PDF文件第8页浏览型号M52D128168A-10BIG的Datasheet PDF文件第9页浏览型号M52D128168A-10BIG的Datasheet PDF文件第10页  
ESMT
M52D128168A
Operation Temperature Condition -40°C~85°C
AC CHARACTERISTICS
(AC operating conditions unless otherwise noted)
Parameter
CLK cycle time
CLK to valid
output delay
CAS Latency =3
CAS Latency =2
CAS Latency =3
CAS Latency =2
Symbol
t
CC
t
SAC
t
OH
t
CH
t
CL
t
SS
t
SH
t
SLZ
t
SHZ
-7.5
Min
7.5
10
Max
1000
7
8
2.5
2.5
2.5
2.5
1
1
7
8
2.5
3
3
2.5
1.5
1
Min
10
12
-10
Max
1000
9
10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
Note
1
1
2
3
3
3
3
2
Output data hold time
CLK high pulse width
CLK low pulse width
Input setup time
Input hold time
CLK to output in Low-Z
CLK to output in
Hi-Z
CAS Latency =3
CAS Latency =2
9
10
ns
*All AC parameters are measured from half to half.
Note:
1.Parameters depend on programmed CAS latency.
2.If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.
3.Assumed input rise and fall time (tr & tf)=1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the
parameter.
Elite Semiconductor Memory Technology Inc.
Publication Date: Sep. 2008
Revision: 1.0
6/47