欢迎访问ic37.com |
会员登录 免费注册
发布采购

M13S5121632A-5TG2R 参数 Datasheet PDF下载

M13S5121632A-5TG2R图片预览
型号: M13S5121632A-5TG2R
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 32MX16, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, LEAD FREE, TSOP2-66]
分类和应用: 动态存储器双倍数据速率光电二极管内存集成电路
文件页数/大小: 48 页 / 666 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第4页浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第5页浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第6页浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第7页浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第9页浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第10页浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第11页浏览型号M13S5121632A-5TG2R的Datasheet PDF文件第12页  
ESMT
AC Operation Conditions & Timing Specifications
AC Operation Conditions
Parameter
Input High (Logic 1) Voltage, DQ, DQS and DM signals
Input Low (Logic 0) Voltage, DQ, DQS and DM signals
Input Differential Voltage, CLK and CLK inputs
Input Crossing Point Voltage, CLK and CLK inputs
Notes:
Symbol
V
IH
(AC)
V
IL
(AC)
V
ID
(AC)
V
IX
(AC)
M13S5121632A (2R)
Min
V
REF
+ 0.31
-
0.7
0.5*V
DDQ
-0.2
Max
-
V
REF
- 0.31
V
DDQ
+0.6
0.5*V
DDQ
+0.2
Unit
V
V
V
V
Note
3,4
3,4
1,3,4
2,3,4
1. V
ID
is the magnitude of the difference between the input level on CLK and the input on CLK .
2. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the DC level of
the same.
3. Input slew rate = 1V/ns.
4. Inputs are not recognized as valid until V
REF
stabilizes.
AC Overshoot / Undershoot Specification
Parameter
Pin
Address, Control
Data, Strobe, Mask
Address, Control
Data, Strobe, Mask
Address, Control
Data, Strobe, Mask
Address, Control
Data, Strobe, Mask
Value
-4 / -5 / -6
Maximum peak amplitude allowed for overshoot
1.5
1.2
1.5
1.2
4.5
2.4
4.5
2.4
V
V
V
V
V-ns
V-ns
V-ns
V-ns
Unit
Maximum peak amplitude allowed for undershoot
Maximum overshoot area above V
DD
Maximum undershoot area below V
SS
Elite Semiconductor Memory Technology Inc.
Publication Date : Feb. 2013
Revision : 1.3
8/48