欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12S128168A_08 参数 Datasheet PDF下载

M12S128168A_08图片预览
型号: M12S128168A_08
PDF下载: 下载PDF文件 查看货源
内容描述: 2M ×16位×4银行同步DRAM [2M x 16 Bit x 4 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 45 页 / 1036 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12S128168A_08的Datasheet PDF文件第28页浏览型号M12S128168A_08的Datasheet PDF文件第29页浏览型号M12S128168A_08的Datasheet PDF文件第30页浏览型号M12S128168A_08的Datasheet PDF文件第31页浏览型号M12S128168A_08的Datasheet PDF文件第33页浏览型号M12S128168A_08的Datasheet PDF文件第34页浏览型号M12S128168A_08的Datasheet PDF文件第35页浏览型号M12S128168A_08的Datasheet PDF文件第36页  
ESMT  
M12S128168A  
Page Read & Write Cycle at Same Bank @ Burst Length = 4  
Note : 1. To Write data before burst read ends. DQM should be asserted three cycle prior to write command to avoid bus  
contention.  
2. Row precharge will interrupt writing. Last data input , tRDL before row precharge , will be written.  
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input  
data after Row precharge cycle will be masked internally.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Apr. 2008  
Revision: 1.1 32/45  
 复制成功!