欢迎访问ic37.com |
会员登录 免费注册
发布采购

EN25F05-75VIP 参数 Datasheet PDF下载

EN25F05-75VIP图片预览
型号: EN25F05-75VIP
PDF下载: 下载PDF文件 查看货源
内容描述: 512 Kbit的串行闪存与4KB的部门统一 [512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector]
分类和应用: 闪存
文件页数/大小: 31 页 / 422 K
品牌: EON [ EON SILICON SOLUTION INC. ]
 浏览型号EN25F05-75VIP的Datasheet PDF文件第11页浏览型号EN25F05-75VIP的Datasheet PDF文件第12页浏览型号EN25F05-75VIP的Datasheet PDF文件第13页浏览型号EN25F05-75VIP的Datasheet PDF文件第14页浏览型号EN25F05-75VIP的Datasheet PDF文件第16页浏览型号EN25F05-75VIP的Datasheet PDF文件第17页浏览型号EN25F05-75VIP的Datasheet PDF文件第18页浏览型号EN25F05-75VIP的Datasheet PDF文件第19页  
EN25F05  
Sector Erase (SE) (20h)  
The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be  
accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write  
Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).  
The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the in-  
struction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector  
(see Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be  
driven Low for the entire duration of the sequence.  
The instruction sequence is shown in Figure 12. Chip Select (CS#) must be driven High after the  
eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is  
not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle  
(whose duration is t ) is initiated. While the Sector Erase cycle is in progress, the Status Register  
SE  
may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is  
1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time  
before the cycle is completed, the Write Enable Latch (WEL) bit is reset.  
A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP2,  
BP1, BP0) bits (see Table 3) is not executed.  
Figure 12. Sector Erase Instruction Sequence Diagram  
Block Erase (BE) (D8h/52h)  
The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be  
accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write  
Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).  
The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the in-  
struction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see  
Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven  
Low for the entire duration of the sequence.  
The instruction sequence is shown in Figure 13. Chip Select (CS#) must be driven High after the  
eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is  
not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose  
duration is t ) is initiated. While the Block Erase cycle is in progress, the Status Register may be  
SE  
read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1  
during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time  
before the cycle is completed, the Write Enable Latch (WEL) bit is reset.  
A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP2, BP1,  
BP0) bits (see Table 3) is not executed.  
This Data Sheet may be revised by subsequent versions  
or modifications due to changes in technical specifications.  
©2004 Eon Silicon Solution, Inc., www.essi.com.tw  
15  
Rev. B, Issue Date: 2008/06/23