欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78P341 参数 Datasheet PDF下载

EM78P341图片预览
型号: EM78P341
PDF下载: 下载PDF文件 查看货源
内容描述: 8位OTP微 [8-Bit Microprocessor with OTP ROM]
分类和应用: OTP只读存储器
文件页数/大小: 102 页 / 1294 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78P341的Datasheet PDF文件第75页浏览型号EM78P341的Datasheet PDF文件第76页浏览型号EM78P341的Datasheet PDF文件第77页浏览型号EM78P341的Datasheet PDF文件第78页浏览型号EM78P341的Datasheet PDF文件第80页浏览型号EM78P341的Datasheet PDF文件第81页浏览型号EM78P341的Datasheet PDF文件第82页浏览型号EM78P341的Datasheet PDF文件第83页  
EM78P341N/342N/343N  
8-Bit Microprocessor with OTP ROM  
6.12 Power-on Considerations  
Any microcontroller is not warranted to start operating properly before the power supply  
stabilizes in steady state. The EM78P341N/342N/343N POR voltage range is 1.55 ~  
1.7V. Under customer application, when power is switched OFF, Vdd must drop below  
1.9V and remains at OFF state for 10µs before power can be switched ON again.  
Subsequently, the EM78P341N/342N/343N will reset and work normally. The extra  
external reset circuit will work well if Vdd rises fast enough (50ms or less). However,  
under critical applications, extra devices are still required to assist in solving power-on  
problems.  
6.12.1 Programmable WDT Time-out Period  
The Option word (WDTPS) is used to define the WDT time-out period (18ms5 or  
4.5ms6). Theoretically, the range is from 4.5ms or 18ms. For most crystal or ceramic  
resonators, the lower the operation frequency is, the longer is the required set-up time.  
6.12.2 External Power-on Reset Circuit  
The circuit shown in the following figure implements an external RC to produce a reset  
pulse. The pulse width (time constant) should be kept long enough to allow the Vdd to  
reach the minimum operating voltage. This circuit is used when the power supply has a  
slow power rise time. Because the current leakage from the /RESET pin is about ±5µA,  
it is recommended that R should not be greater than 40 K. This way, the voltage at Pin  
/RESET is held below 0.2V. The diode (D) functions as a short circuit at power-down.  
The “C” capacitor is discharged rapidly and fully. Rin, the current-limited resistor,  
prevents high current discharge or ESD (electrostatic discharge) from flowing into Pin  
/RESET.  
Vdd  
R
D
/RESET  
Rin  
C
Fig. 6-22 External Power-on Reset Circuit  
5
6
VDD=5V, WDT time-out period = 16.5ms ± 30%.  
VDD=3V, WDT time-out period = 18ms ± 30%.  
VDD=5V, WDT time-out period = 4.2ms ± 30%.  
VDD=3V, WDT time-out period = 4.5ms ± 30%.  
Product Specification (V1.0) 12.01.2006  
(This specification is subject to change without further notice)  
73  
 复制成功!