欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78P259NSO14J 参数 Datasheet PDF下载

EM78P259NSO14J图片预览
型号: EM78P259NSO14J
PDF下载: 下载PDF文件 查看货源
内容描述: [EM78Q153SN EM78P153SP EM78P153SN EM78156EH EM78156EP EM78156EM EM78156EKM EM78Q156ELP EM78Q156ELM EM78Q156ELKM EM78P156ELP EM78P156ELM EM78P156ELKM EM78P156NP EM78P156NM EM78447SH EM78447SAP EM78447SAM EM78447SAS EM78447SBP EM78447SBWM EM78Q447SH EM78Q447SAP EM78Q447SAM EM78Q447SBP EM78Q447SBWM EM78P447SAP EM78P447SAM EM78P447SAS EM78P447SBP EM78P447SBWM EM78Q257 EM78Q257AP EM78Q257AM EM78Q257BP EM78Q257BM EM78P257AP EM78P257AM EM78P257BP EM78P257BM EM78451H EM78451P EM78451AQ EM]
分类和应用:
文件页数/大小: 81 页 / 2574 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78P259NSO14J的Datasheet PDF文件第17页浏览型号EM78P259NSO14J的Datasheet PDF文件第18页浏览型号EM78P259NSO14J的Datasheet PDF文件第19页浏览型号EM78P259NSO14J的Datasheet PDF文件第20页浏览型号EM78P259NSO14J的Datasheet PDF文件第22页浏览型号EM78P259NSO14J的Datasheet PDF文件第23页浏览型号EM78P259NSO14J的Datasheet PDF文件第24页浏览型号EM78P259NSO14J的Datasheet PDF文件第25页  
EM78P258N  
8-Bit Microprocessor with OTP ROM  
6.2 Special Purpose Registers  
6.2.1 A (Accumulator)  
Internal data transfer, or instruction operand holding. It cannot be addressed.  
6.2.2 CONT (Control Register)  
7
6
5
4
3
2
1
0
INTE  
INT  
TS  
TE  
PSTE  
PST2  
PST1  
PST0  
NOTE  
The CONT register is both readable and writable.  
Bit 6 is read only.  
Bit 7 (INTE): INT signal edge  
0 = interrupt occurs at the rising edge on the INT pin  
1 = interrupt occurs at the falling edge on the INT pin  
Bit 6 (INT): Interrupt enable flag  
0 = masked by DISI or hardware interrupt  
1 = enabled by the ENI/RETI instructions  
This bit is readable only.  
Bit 5 (TS):  
Bit 4 (TE):  
TCC signal source  
0 = internal instruction cycle clock. P54 is bi-directional I/O pin.  
1 = transition on the TCC pin  
TCC signal edge  
0 = increment if the transition from low to high takes place on the TCC  
pin  
1 = increment if the transition from high to low takes place on the TCC  
pin.  
Bit 3 (PSTE): Prescaler enable bit for TCC  
0 = prescaler disable bit. TCC rate is 1:1.  
1 = prescaler enable bit. TCC rate is set as Bit 2 ~ Bit 0.  
Bit 2 ~ Bit 0 (PST2 ~ PST0): TCC prescaler bits  
PST2 PST1 PST0 TCC Rate  
0
0
0
1:2  
1:4  
0
0
0
1
1
1
1
0
1
1
0
0
1
1
1
0
1
0
1
0
1
1:8  
1:16  
1:32  
1:64  
1:128  
1:256  
Product Specification (V1.0) 06.16.2005  
15  
(This specification is subject to change without further notice)  
 复制成功!