欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78P259NSO14J 参数 Datasheet PDF下载

EM78P259NSO14J图片预览
型号: EM78P259NSO14J
PDF下载: 下载PDF文件 查看货源
内容描述: [EM78Q153SN EM78P153SP EM78P153SN EM78156EH EM78156EP EM78156EM EM78156EKM EM78Q156ELP EM78Q156ELM EM78Q156ELKM EM78P156ELP EM78P156ELM EM78P156ELKM EM78P156NP EM78P156NM EM78447SH EM78447SAP EM78447SAM EM78447SAS EM78447SBP EM78447SBWM EM78Q447SH EM78Q447SAP EM78Q447SAM EM78Q447SBP EM78Q447SBWM EM78P447SAP EM78P447SAM EM78P447SAS EM78P447SBP EM78P447SBWM EM78Q257 EM78Q257AP EM78Q257AM EM78Q257BP EM78Q257BM EM78P257AP EM78P257AM EM78P257BP EM78P257BM EM78451H EM78451P EM78451AQ EM]
分类和应用:
文件页数/大小: 81 页 / 2574 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78P259NSO14J的Datasheet PDF文件第14页浏览型号EM78P259NSO14J的Datasheet PDF文件第15页浏览型号EM78P259NSO14J的Datasheet PDF文件第16页浏览型号EM78P259NSO14J的Datasheet PDF文件第17页浏览型号EM78P259NSO14J的Datasheet PDF文件第19页浏览型号EM78P259NSO14J的Datasheet PDF文件第20页浏览型号EM78P259NSO14J的Datasheet PDF文件第21页浏览型号EM78P259NSO14J的Datasheet PDF文件第22页  
EM78P258N  
8-Bit Microprocessor with OTP ROM  
Bit 1 ~ Bit 0 (ADIS1 ~ADIS0): Analog Input Select  
00 = ADIN0/P50  
01 = ADIN1/P51  
10 = ADIN2/P52  
11 = ADIN3/P53  
These bits can only be changed when the ADIF bit (see Section  
6.1.14, RE (Interrupt Status 2 & Wake-Up Control Register)) and the  
ADRUN bit are both LOW.  
6.1.10 RA (ADOC: ADC Offset Calibration Register)  
7
6
5
4
3
2
1
0
CALI  
SIGN  
VOF[2]  
VOF[1]  
VOF[0]  
“0”  
“0”  
“0”  
Bit 7 (CALI):  
Calibration enable bit for ADC offset  
0 = Calibration disable  
1 = Calibration enable  
Bit 6 (SIGN):  
Polarity bit of offset voltage  
0 = Negative voltage  
1 = Positive voltage  
Bit 5 ~ Bit 3 (VOF[2] ~ VOF[0]): Offset voltage bits  
VOF[2]  
VOF[1]  
VOF[0]  
EM78P258N ICE259N  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0LSB  
2LSB  
4LSB  
6LSB  
8LSB  
10LSB  
12LSB  
14LSB  
0LSB  
1LSB  
2LSB  
3LSB  
4LSB  
5LSB  
6LSB  
7LSB  
Bit 2 ~ Bit 0:  
Unimplemented, read as ‘0’  
6.1.11 RB (ADDATA: Converted Value of ADC)  
7
6
5
4
3
2
1
0
AD11  
AD10  
AD9  
AD8  
AD7  
AD6  
AD5  
AD4  
When the AD conversion is completed, the result is loaded into the ADDATA. The  
ADRUN bit is cleared, and the ADIF (see Section 6.1.14, RE (Interrupt Status 2 &  
Wake-Up Control Register)) is set.  
RB is read only.  
12 •  
Product Specification (V1.0) 06.16.2005  
(This specification is subject to change without further notice)  
 复制成功!