EDE5104AGSE, EDE5108AGSE
DM(input pins)
DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input
data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM
loading matches the DQ and DQS loading. For ×8 configuration, DM function will be disabled when RDQS function
is enabled by EMRS.
DQ (input/output pins)
Bi-directional data bus.
DQS, /DQS (input/output pins)
Output with read data, input with write data for source synchronous operation. Edge-aligned with read data,
centered in write data. Used to capture write data. /DQS can be disabled by EMRS.
RDQS, /RDQS (output pins)
Differential Data Strobe for READ operation only. DM and RDQS functions are switch able by EMRS. These pins
exist only in ×8 configuration. /RDQS output will be disabled when /DQS is disabled by EMRS.
ODT (input pins)
ODT (On Die Termination control) is a registered high signal that enables termination resistance internal to the DDR
II SDRAM. When enabled, ODT is only applied to each DQ, DQS, /DQS, RDQS, /RDQS, and DM signal. The ODT
pin will be ignored if the Extended Mode Register (EMRS) is programmed to disable ODT.
VDD, VSS, VDDQ, VSSQ (power supply)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output
buffers.
VDDL and VSSDL (power supply)
VDDL and VSSDL are power supply pins for DLL circuits.
VREF (Power supply)
SSTL_18 reference voltage: (0.50 ± 0.01) × VDDQ
Preliminary Data Sheet E0715E20 (Ver. 2.0)
17