欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDD2516AKTA-6B-E 参数 Datasheet PDF下载

EDD2516AKTA-6B-E图片预览
型号: EDD2516AKTA-6B-E
PDF下载: 下载PDF文件 查看货源
内容描述: 256M比特DDR SDRAM ( 16M字×16位) [256M bits DDR SDRAM (16M words x 16 bits)]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 49 页 / 546 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第25页浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第26页浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第27页浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第28页浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第30页浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第31页浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第32页浏览型号EDD2516AKTA-6B-E的Datasheet PDF文件第33页  
EDD2516AKTA-E  
A Write command to the consecutive Write command Interval  
Destination row of the consecutive write  
command  
Bank  
address  
Row address State  
Operation  
The consecutive write can be performed after an interval of no less than 1 cycle to  
interrupt the preceding write operation.  
Precharge the bank to interrupt the preceding write operation. tRP after the  
precharge command, issue the ACT command. tRCD after the ACT command, the  
consecutive write command can be issued. See ‘A write command to the  
consecutive precharge interval’ section.  
The consecutive write can be performed after an interval of no less than 1 cycle to  
interrupt the preceding write operation.  
Precharge the bank without interrupting the preceding write operation. tRP after  
the precharge command, issue the ACT command. tRCD after the ACT command,  
the consecutive write command can be issued.  
1. Same  
Same  
Different  
Any  
ACTIVE  
2. Same  
3. Different  
ACTIVE  
IDLE  
t0  
tn  
tn+1  
tn+2  
tn+3  
tn+4  
tn+5  
tn+6  
CK  
/CK  
Command  
NOP  
ACT  
Row  
NOP  
WRIT  
WRIT  
Column A Column B  
Address  
BA  
DQ  
inA0 inA1 inB0 inB1 inB2 inB3  
Column = A  
Write  
Column = B  
Write  
DQS  
Bank0  
Active  
BL = 4  
Bank0  
WRITE to WRITE Command Interval (same ROW address in the same bank)  
Data Sheet E0502E30 (Ver. 3.0)  
29  
 复制成功!