DM9010BI
Industrial-temperature Single Chip Ethernet Controller with General Processor Interface
4
3
BKPA
BKPM
HPS0,RW
Back Pressure Mode
This mode is for half duplex mode only. It generates a jam pattern when any
packet comes and RX SRAM is over BPHW
HPS0,RW Back Pressure Mode
This mode is for half duplex mode only. It generates a jam pattern when a packet’s
DA matches and RX SRAM is over BPHW
HPS0,R/C RX Pause Packet Status, latch and read clearly
HPS0,RO RX Pause Packet Current Status
2
1
0
RXPS
RXPCS
FLCE
HPS0,RW
Flow Control Enable
Set to enable the flow control mode (i.e. to disable TX function)
6.12 EEPROM & PHY Control Register (0BH)
Bit
7:6
5
Name
RESERVED
REEP
Default
0,RO
Description
Reserved
PH0,RW Reload EEPROM. Driver needs to clear it up after the operation completes
PH0,RW Write EEPROM Enable
4
WEP
3
EPOS
PH0,RW EEPROM or PHY Operation Select
When reset, select EEPROM; when set, select PHY
2
1
0
ERPRR
ERPRW
ERRE
PH0,RW EEPROM Read or PHY Register Read Command. Driver needs to clear it up after
the operation completes.
PH0,RW EEPROM Write or PHY Register Write Command. Driver needs to clear it up after
the operation completes.
PH0,RO EEPROM Access Status or PHY Access Status
When set, it indicates that the EEPROM or PHY access is in progress
6.13 EEPROM & PHY Address Register (0CH)
Bit
Name
Default
Description
7:6
PHY_ADR PH01,RW PHY Address bit 1 and 0; the PHY address bit [4:2] is force to 0. Force to 01 if
internal PHY is selected
5:0
EROA
PH0,RW EEPROM Word Address or PHY Register Address
6.14 EEPROM & PHY Data Register (EE_PHY_L：0DH EE_PHY_H：0EH)
Bit
Name
Default
Description
7:0
EE_PHY_L
PH0,RW EEPROM or PHY Low Byte Data
This data is made to write low byte of word address defined in Reg. CH to
EEPROM or PHY
7:0
EE_PHY_H
PH0,RW EEPROM or PHY High Byte Data
This data is made to write high byte of word address defined in Reg. CH to
EEPROM or PHY
6.15 Wake up Control Register (0FH)
Bit
7:6
5
Name
RESERVED
LINKEN
Type
0,RO
P0,RW
Description
Reserved
When set, it enables Link Status Change Wake up Event
This bit will not be affected after software reset
When set, it enables Sample Frame Wake up Event
This bit will not be affected after software reset
When set, it enables Magic Packet Wake up Event
4
SAMPLEEN
MAGICEN
P0,RW
P0,RW
3
Preliminary
20
Version: DM9010BI--DS-P01
January 12, 2010
DAVICOM [ DAVICOM SEMICONDUCTOR, INC. ]
