欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS2506S 参数 Datasheet PDF下载

DS2506S图片预览
型号: DS2506S
PDF下载: 下载PDF文件 查看货源
内容描述: 64千位只添加存储器 [64-kbit Add-Only Memory]
分类和应用: 存储内存集成电路光电二极管OTP只读存储器
文件页数/大小: 25 页 / 560 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS2506S的Datasheet PDF文件第10页浏览型号DS2506S的Datasheet PDF文件第11页浏览型号DS2506S的Datasheet PDF文件第12页浏览型号DS2506S的Datasheet PDF文件第13页浏览型号DS2506S的Datasheet PDF文件第15页浏览型号DS2506S的Datasheet PDF文件第16页浏览型号DS2506S的Datasheet PDF文件第17页浏览型号DS2506S的Datasheet PDF文件第18页  
DS2506  
Hardware Configuration  
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to  
drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have an  
open drain connection or 3-state outputs. The DS2506 is an open drain part with an internal circuit  
equivalent to that shown in Figure 6. The bus master can be the same equivalent circuit. If a bi-directional  
pin is not available, separate output and input pins can be tied together.  
The bus master requires a pullup resistor at the master end of the bus, with the bus master circuit  
equivalent to the one shown in Figures 7a and 7b. The value of the pullup resistor should be  
approximately 5 kfor short line lengths.  
A multidrop bus consists of a 1-Wire bus with multiple slaves attached. At regular speed the 1-Wire bus  
has a maximum data rate of 16.3 kbits per second. The speed can be boosted to 142 kbits per second by  
activating the Overdrive mode. If the bus master is also required to perform programming of the EPROM  
portions of the DS2506, a programming supply capable of delivering up to 10 milliamps at 12 volts for  
480 µs is required. The idle state for the 1-Wire bus is high. If, for any reason, a transaction needs to be  
suspended, the bus MUST be left in the idle state if the transaction is to resume. If this does not occur and  
the bus is left low for more than 16 µs (overdrive speed) or more than 120 µs (regular speed), one or more  
of the devices on the bus may be reset.  
Transaction Sequence  
The sequence for accessing the DS2506 via the 1-Wire port is as follows:  
Initialization  
ROM Function Command  
Memory Function Command  
Read/Write Memory/Status  
INITIALIZATION  
All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence  
consists of a reset pulse transmitted by the bus master followed by a presence pulse(s) transmitted by the  
slave(s).  
The presence pulse lets the bus master know that the DS2506 is on the bus and is ready to operate. For  
more details, see the “1-Wire Signalling” section.  
ROM FUNCTION COMMANDS  
Once the bus master has detected a presence, it can issue one of the six ROM function commands. All  
ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure  
8):  
14 of 25