欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS2506S 参数 Datasheet PDF下载

DS2506S图片预览
型号: DS2506S
PDF下载: 下载PDF文件 查看货源
内容描述: 64千位只添加存储器 [64-kbit Add-Only Memory]
分类和应用: 存储内存集成电路光电二极管OTP只读存储器
文件页数/大小: 25 页 / 560 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS2506S的Datasheet PDF文件第8页浏览型号DS2506S的Datasheet PDF文件第9页浏览型号DS2506S的Datasheet PDF文件第10页浏览型号DS2506S的Datasheet PDF文件第11页浏览型号DS2506S的Datasheet PDF文件第13页浏览型号DS2506S的Datasheet PDF文件第14页浏览型号DS2506S的Datasheet PDF文件第15页浏览型号DS2506S的Datasheet PDF文件第16页  
DS2506  
passes through the Extended Read Memory flow chart will generate a 16-bit CRC that is the result of  
clearing the CRC generator and then shifting in the Redirection Byte only.  
After the 16-bit CRC of the last page is read, the bus master will receive logical 1s from the DS2506 until  
a Reset Pulse is issued. The Extended Read Memory command sequence can be exited at any point by  
issuing a Reset Pulse.  
WRITING EPROM MEMORY  
The DS2506 has two independent EPROM memory fields, Data Memory and Status Memory. The  
function flow for writing either field is almost identical. After the appropriate write command has been  
issued, the bus master will send a two byte starting address (TA1=(T7:T0), TA2=(T15:T8)) and a byte of  
data (D7:D0). A 16-bit CRC of the command byte, address bytes, and data byte is computed by the  
DS2506 and read back by the bus master to confirm that the correct command word, starting address, and  
data byte were received.  
If the CRC read by the bus master is incorrect, a Reset Pulse must be issued and the entire sequence must  
be repeated. If the CRC received by the bus master is correct, a programming pulse (12 volts on the  
1-Wire bus for 480 µs) is issued by the bus master. Prior to programming, the entire EPROM memory  
field will appear as logical 1s. For each bit in the data byte provided by the bus master that is set to a  
logical 0, the corresponding bit in the selected byte of the EPROM memory is programmed to a logical 0  
after the programming pulse has been applied.  
After the 480 µs programming pulse is applied and the data line returns to the idle level (5 volts), the bus  
master issues eight read time slots to verify that the appropriate bits have been programmed. The DS2506  
responds with the data from the selected EPROM address sent least significant bit first. This byte contains  
the bit-wise logical AND of all data ever written to this address. If the EPROM byte contains 1s in bit  
positions where the byte issued by the master contained 0s, a Reset Pulse should be issued and the current  
byte address should be programmed again. If the DS2506 EPROM byte contains 0s in the same bit  
positions as the data byte, the programming was successful and the DS2506 will automatically increment  
its address counter to select the next byte in the EPROM memory field. The new two byte address will  
also be loaded into the 16-bit CRC generator as a starting value. The bus master will issue the next byte  
of data using eight write time slots.  
As the DS2506 receives this byte of data into the scratchpad, it also shifts the data into the CRC generator  
that has been preloaded with the current address and the result is a 16-bit CRC of the new data byte and  
the new address. After supplying the data byte, the bus master will read this 16-bit CRC from the DS2506  
with sixteen read time slots to confirm that the address incremented properly and the data byte was  
received correctly. If the CRC is incorrect, a Reset Pulse must be issued and the write sequence must be  
restarted. If the CRC is correct, the bus master will issue a programming pulse and the selected byte in  
memory will be programmed.  
Note that the initial pass through the write flow chart will generate an 16-bit CRC value that is the result  
of shifting the command byte into the CRC generator, followed by the two address bytes, and finally the  
data byte. Subsequent passes through the write flow chart due to the DS2506 automatically incrementing  
its address counter will generate a 16-bit CRC that is the result of loading (not shifting) the new  
(incremented) address into the CRC generator and then shifting in the new data byte.  
For both of these cases, the decision to continue (to apply a program pulse to the DS2506) is made  
entirely by the bus master, since the DS2506 will not be able to determine if the 16-bit CRC calculated by  
the bus master agrees with the 16-bit CRC calculated by the DS2506. If an incorrect CRC is ignored and  
12 of 25