欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C24223A-24PVXI 参数 Datasheet PDF下载

CY8C24223A-24PVXI图片预览
型号: CY8C24223A-24PVXI
PDF下载: 下载PDF文件 查看货源
内容描述: PSoC混合信号阵列 [PSoC Mixed-Signal Array]
分类和应用:
文件页数/大小: 47 页 / 499 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第8页浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第9页浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第10页浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第11页浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第13页浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第14页浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第15页浏览型号CY8C24223A-24PVXI的Datasheet PDF文件第16页  
2. Register Reference  
This chapter lists the registers of the CY8C24x23A PSoC device. For detailed register information, reference the PSoC™ Mixed Sig-  
nal Array Technical Reference Manual.  
2.1  
Register Conventions  
2.2  
Register Mapping Tables  
The PSoC device has a total register address space of 512  
bytes. The register space is referred to as IO space and is  
divided into two banks. The XOI bit in the Flag register (CPU_F)  
determines which bank the user is currently in. When the XOI  
bit is set the user is in bank 1.  
2.1.1  
Abbreviations Used  
The register conventions specific to this section are listed in the  
following table.  
Note In the following register mapping tables, blank fields are  
reserved and should not be accessed.  
Convention  
Description  
Read register or bit(s)  
R
W
L
Write register or bit(s)  
Logical register or bit(s)  
Clearable register or bit(s)  
Access is bit specific  
C
#
September 8, 2004  
Document No. 38-12028 Rev. *B  
12  
 复制成功!