欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C63743C-SXC 参数 Datasheet PDF下载

CY7C63743C-SXC图片预览
型号: CY7C63743C-SXC
PDF下载: 下载PDF文件 查看货源
内容描述: 的enCoRe USB的组合低速USB和PS / 2外围控制器 [enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller]
分类和应用: 微控制器和处理器外围集成电路光电二极管可编程只读存储器时钟
文件页数/大小: 53 页 / 1281 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C63743C-SXC的Datasheet PDF文件第2页浏览型号CY7C63743C-SXC的Datasheet PDF文件第3页浏览型号CY7C63743C-SXC的Datasheet PDF文件第4页浏览型号CY7C63743C-SXC的Datasheet PDF文件第5页浏览型号CY7C63743C-SXC的Datasheet PDF文件第6页浏览型号CY7C63743C-SXC的Datasheet PDF文件第7页浏览型号CY7C63743C-SXC的Datasheet PDF文件第8页浏览型号CY7C63743C-SXC的Datasheet PDF文件第9页  
CY7C63722C
CY7C63723C
CY7C63743C
enCoRe™ USB Combination Low-Speed
USB and PS/2 Peripheral Controller
Features
enCoRe™ USB - enhanced Component Reduction
Internal oscillator eliminates the need for an external crystal
or resonator
Interface can auto-configure to operate as PS/2 or USB with-
out the need for external components to switch between
modes (no General Purpose I/O [GPIO] pins needed to man-
age dual mode capability)
Internal 3.3V regulator for USB pull-up resistor
Configurable GPIO for real-world interface without external
components
Flexible, cost-effective solution for applications that combine
PS/2 and low-speed USB, such as mice, gamepads, joysticks,
and many others.
USB Specification Compliance
Conforms to USB Specification, Version 2.0
Conforms to USB HID Specification, Version 1.1
Supports one low-speed USB device address and three data
endpoints
Integrated USB transceiver
3.3V regulated output for USB pull-up resistor
8-bit RISC microcontroller
Harvard architecture
6-MHz external ceramic resonator or internal clock mode
12-MHz internal CPU clock
Internal memory
256 bytes of RAM
8 Kbytes of EPROM
Interface can auto-configure to operate as PS/2 or USB
No external components for switching between PS/2 and
USB modes
No GPIO pins needed to manage dual mode capability
I/O ports
Up to 16 versatile GPIO pins, individually configurable
High current drive on any GPIO pin: 50 mA/pin current sink
Each GPIO pin supports high-impedance inputs, internal
pull-ups, open drain outputs or traditional CMOS outputs
Maskable interrupts on all I/O pins
SPI serial communication block
Master or slave operation
2 Mbit/s transfers
Four 8-bit Input Capture registers
Two registers each for two input pins
Capture timer setting with five prescaler settings
Separate registers for rising and falling edge capture
Simplifies interface to RF inputs for wireless applications
Internal low-power wake-up timer during suspend mode
Periodic wake-up with no external components
Optional 6-MHz internal oscillator mode
Allows fast start-up from suspend mode
Watchdog Reset (WDR)
Low-voltage Reset at 3.75V
Internal brown-out reset for suspend mode
Improved output drivers to reduce EMI
Operating voltage from 4.0V to 5.5VDC
Operating temperature from 0°C to 70°C
CY7C63723C available in 18-pin SOIC, 18-pin PDIP
CY7C63743C available in 24-pin SOIC, 24-pin PDIP, 24-pin
QSOP
CY7C63722C available in DIE form
Industry standard programmer support
Cypress Semiconductor Corporation
Document #: 38-08022 Rev. *E
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised April 15, 2011