CY7C1041DV33
Switching Waveforms (continued)
Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)
t
WC
ADDRESS
BHE, BLE
t
SA
t
BW
t
AW
t
HA
t
PWE
WE
CE
t
SCE
t
t
HD
SD
DATAI/O
Figure 8. Write Cycle No. 3 (WE Controlled, OE HIGH During Write)[26, 27]
t
WC
ADDRESS
CE
t
SCE
t
t
HA
AW
t
SA
t
PWE
WE
OE
BHE, BLE
t
SD
t
HD
NOTE 28
DATA I/O
DATAIN VALID
t
HZOE
Notes
26. Data I/O is high impedance if OE or BHE and BLE = V
IH.
27. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.
28. During this period the I/Os are in the output state and input signals should not be applied.
Document Number: 38-05473 Rev. *I
Page 9 of 17
[+] Feedback
CYPRESS [ CYPRESS ]
