欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C1360B-166AC 参数 Datasheet PDF下载

CY7C1360B-166AC图片预览
型号: CY7C1360B-166AC
PDF下载: 下载PDF文件 查看货源
内容描述: 9兆位( 256K ×36 / 512K ×18 )流水线式SRAM [9-Mbit (256K x 36/512K x 18) Pipelined SRAM]
分类和应用: 静态存储器
文件页数/大小: 34 页 / 859 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY7C1360B-166AC的Datasheet PDF文件第7页浏览型号CY7C1360B-166AC的Datasheet PDF文件第8页浏览型号CY7C1360B-166AC的Datasheet PDF文件第9页浏览型号CY7C1360B-166AC的Datasheet PDF文件第10页浏览型号CY7C1360B-166AC的Datasheet PDF文件第12页浏览型号CY7C1360B-166AC的Datasheet PDF文件第13页浏览型号CY7C1360B-166AC的Datasheet PDF文件第14页浏览型号CY7C1360B-166AC的Datasheet PDF文件第15页  
CY7C1360B  
CY7C1362B  
CY7C1362B–Pin Definitions (continued)  
TQFP  
3-Chip  
Enable  
TQFP  
2-Chip  
Enable  
Name  
VDDQ  
BGA  
fBGA  
I/O  
Description  
4,11,20,27, 4,11,20,27, A1,A7,F1, C3,C9,D3,  
54,61,70, 54,61,70, F7,J1,J7, D9,E3,E9,  
I/O Power Power supply for the I/O circuitry.  
Supply  
77  
31  
-
77  
31  
-
M1,M7,  
U1,U7  
F3,F9,G3,  
G9,J3,J9,  
K3,K9,L3,  
L9,M3,M9,  
N3,N9  
MODE  
TDO  
TDI  
R3  
U5  
U3  
U2  
R1  
P7  
P5  
R5  
Input-  
Static  
Selects Burst Order. When tied to GND selects  
linear burst sequence. When tied to VDD or left  
floating selects interleaved burst sequence. This is  
a strap pin and should remain static during device  
operation. Mode pin has an internal pull-up.  
JTAG serial Serial data-out to the JTAG circuit. Delivers data  
output  
on the negative edge of TCK. If the JTAG feature  
Synchronous is not being utilized, this pin should be left uncon-  
nected. This pin is not available on TQFP  
packages.  
-
-
JTAG serial Serial data-In to the JTAG circuit. Sampled on  
input  
the rising edge of TCK. If the JTAG feature is not  
Synchronous being utilized, this pin can be left floating or con-  
nected to VDD through a pull-up resistor. This pin  
is not available on TQFP packages.  
TMS  
-
-
JTAG serial Serial data-In to the JTAG circuit. Sampled on  
input  
the rising edge of TCK. If the JTAG feature is not  
Synchronous being utilized, this pin can be disconnected or con-  
nected to VDD. This pin is not available on TQFP  
packages.  
TCK  
NC  
-
-
U4  
R7  
JTAG-Clock Clock input to the JTAG circuitry. If the JTAG  
feature is not being utilized, this pin must be  
connected to VSS. This pin is not available on  
TQFP packages.  
1,2,3,6,7, 1,2,3,6,7,  
14,16,25, 14,16,25,  
28,29,30, 28,29,30,  
38,39,42, 38,39,42,  
51,52,53, 43,51,52,  
56,57,66, 53,56,57,  
75,78,79, 66,75,78,  
B1,B7,  
A5,B1,B4,  
-
No Connects. Not internally connected to the die.  
C1,C7, C1,C2,C10,  
D2,D4,  
D1,D10,  
D7,E1, E1,E10,F1,  
E6,H2,  
F10,G1,  
F2,G1, G10,H1,H3,  
G6,H7, H9,H10,J2,  
79,95,96 J3,J5,K1, J11,K2,  
95,96  
K6,L4,L2, K11,L2,L1,  
L7,M6,  
M2,M11,  
N2,L7,P1, N2,N7,N10,  
P6,R1, N5,N11,P1,  
R5,R7, A1,B11,P2,  
T1,T4,U6  
R2,N6  
Document #: 38-05291 Rev. *C  
Page 11 of 34  
 复制成功!