CY7C1041CV33
Pin Definitions
Pin Name
A
0
–A
17
44-SOJ,
44-TSOP
Pin Number
1–5, 18–27,
42–44
48-ball FBGA
Pin Number
A3, A4, A5, B3,
B4, C3, C4, D4,
H2, H3, H4, H5,
G3, G4, F3, F4,
E4, D3
B1, C1, C2, D2,
E2, F2, F1, G1,
B6, C6, C5, D5,
E5, F5, F6, G6
A6, E3, G2, H1,
H6
G5
I/O Type
Input
Description
Address Inputs used to select one of the address
locations.
I/O
0
–I/O
15
7–10,13–16,
29–32, 35–38
Input/Output
Bidirectional Data I/O lines.
Used as input or output lines
depending on operation
NC
WE
28
17
No Connect
No Connects.
This pin is not connected to the die
Input/Control
Write Enable Input, active LOW.
When selected LOW, a
WRITE is conducted. When selected HIGH, a READ is
conducted.
Input/Control
Chip Enable Input, active LOW.
When LOW, selects the chip.
When HIGH, deselects the chip.
Input/Control
Byte Write Select Inputs, active LOW.
BHE controls
I/O
15
–I/O
8
, BLE controls I/O
7
–I/O
0
Input/Control
Output Enable, active LOW.
Controls the direction of the I/O
pins. When LOW, the I/O pins are allowed to behave as
outputs. When deasserted HIGH, I/O pins are tri-stated, and
act as input data pins.
Ground
Ground for the device.
Should be connected to ground of the
system.
CE
BHE, BLE
OE
6
40, 39
41
B5
B2, A1
A2
V
SS
V
CC
12, 34
11, 33
D1, E6
D6, E1
Power Supply
Power Supply inputs to the device.
Document #: 38-05134 Rev. *H
Page 3 of 12
CYPRESS [ CYPRESS SEMICONDUCTOR ]
