MoBL
®
CY62148EV30
Pin Configuration
36-Ball VFBGA Pinout
Top View
A
3
A
4
A
5
A
6
A
7
A
8
IO
0
IO
1
V
cc
V
ss
A
18
OE
A
10
CE
A
11
A
17
A
16
A
12
A
15
A
13
IO
2
IO
3
A
14
A
17
A
16
A
14
A
12
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
IO
0
IO
1
IO
2
V
SS
32-Pin SOIC/TSOP II Pinout
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A
0
IO
4
IO
5
V
SS
V
CC
IO
6
IO
7
A
9
A
1
A
2
NC
WE
NC
A
B
C
D
E
F
G
H
V
CC
A
15
A
18
WE
A
13
A
8
A
9
A
11
OE
A
10
CE
IO
7
IO
6
IO
5
IO
4
IO
3
Product Portfolio
Power Dissipation
Product
Range
V
CC
Range (V)
Min
CY62148EV30LL VFBGA
SOIC
Ind’l
Ind’l
2.2
2.2
TSOP II Ind’l/Auto-A
3.0
3.6
55
2
2.5
15
20
1
7
Typ
3.0
Max
3.6
45
Speed
(ns)
Operating I
CC
(mA)
f = 1 MHz
Typ
2
Max
2.5
f = f
max
Typ
15
Max
20
Standby I
SB2
(µA)
Typ
1
Max
7
Notes
3. NC pins are not connected on the die.
4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V
CC
= V
CC(typ)
, T
A
= 25°C.
Document #: 38-05576 Rev. *G
Page 2 of 12
CYPRESS [ CYPRESS SEMICONDUCTOR ]
