欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM4343SKUBG 参数 Datasheet PDF下载

BCM4343SKUBG图片预览
型号: BCM4343SKUBG
PDF下载: 下载PDF文件 查看货源
内容描述: [Single-Chip IEEE 802.11 b/g/n MAC/ Baseband/Radio with Bluetooth 4.1,an FM Receiver, and Wireless Charging]
分类和应用: 无线
文件页数/大小: 127 页 / 10739 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM4343SKUBG的Datasheet PDF文件第78页浏览型号BCM4343SKUBG的Datasheet PDF文件第79页浏览型号BCM4343SKUBG的Datasheet PDF文件第80页浏览型号BCM4343SKUBG的Datasheet PDF文件第81页浏览型号BCM4343SKUBG的Datasheet PDF文件第83页浏览型号BCM4343SKUBG的Datasheet PDF文件第84页浏览型号BCM4343SKUBG的Datasheet PDF文件第85页浏览型号BCM4343SKUBG的Datasheet PDF文件第86页  
CYW4343X  
Table 22. WLBGA Signal Descriptions (Cont.)  
WLBGA Ball Type  
Signal Name  
Description  
Power Supplies  
WLRF_XTAL_VDD1P2  
M3  
I
XTAL oscillator supply  
WLRF_PA_VDD  
M1  
I
Power amplifier supply  
WCC_VDDIO  
F6  
I
VDDIO input supply. Connect to VDDIO.  
VDDIO input supply. Connect to VDDIO.  
LNLDO input supply  
SYS_VDDIO[4343S+4343W+43CS4343W1]  
C5  
I
WLRF_VDD_1P35  
VDDC  
M2  
I
D3, G4  
E7  
I
Core supply for WLAN and BT.  
VOUT_3P3  
O
3.3V output supply. See the reference schematic for  
details.  
Ground  
BT_IF_VSS  
H2  
G2  
H3  
E3  
B6  
A7  
D4, J5  
H4  
J2  
I
I
I
I
I
I
I
I
I
I
I
I
I
1.2V Bluetooth IF block ground  
Bluetooth/FM RF PLL ground  
1.2V Bluetooth RF ground  
FM RF ground  
BTFM_PLL_VSS  
BT_VCO_VSS  
FM_RF_VSS  
PMU_AVSS  
Quiet ground  
SR_PVSS  
Switcher-power ground  
Core ground for WLAN and BT  
AFE ground  
VSSC  
WLRF_AFE_GND  
WLRF_LNA_GND  
WLRF_GENERAL_GND  
WLRF_PA_GND  
WLRF_VCO_GND  
WLRF_XTAL_GND  
2.4 GHz internal LNA ground  
Miscellaneous RF ground  
2.4 GHz PA ground  
K2  
L2  
L3  
VCO/LO generator ground  
XTAL ground  
L4  
[4343W]Table 23 provides the WLCSP package signal descriptions.  
Table 23. WLCSP Signal Descriptions  
Signal Name  
WLCSP Bump  
Type  
Description or Instruction  
RF Signal Interface  
WRF_RFIN_ELG_2G  
61  
63  
I
Connect to an external inductor. See the  
reference schematic for details.  
WRF_RFIO_2G  
I/O  
2.4 GHz BT and WLAN RF input/output port  
SDIO Bus Interface  
SDIO_CLK  
108  
104  
112  
115  
118  
I
SDIO clock input  
SDIO_CMD  
I/O  
I/O  
I/O  
I/O  
SDIO command line  
SDIO data line 0  
SDIO data line 1.  
SDIO_DATA_0  
SDIO_DATA_1  
SDIO_DATA_2  
SDIO data line 2. Also used as a strapping option (see  
Table 26 on page 87).  
SDIO_DATA_3  
122  
I/O  
SDIO data line 3  
Note: Per Section 6 of the SDIO specification, 10 to 100 kpull-ups are required on the four DATA lines and the CMD line.  
This requirement must be met during all operating states by using external pull-up resistors or properly programming internal  
SDIO host pull-ups.  
Document No. 002-14797 Rev. *H  
Page 82 of 128  
 复制成功!