PRELIMINARY
CYW43340
9.2 HSIC Interface
As an alternative to SDIO, an HSIC host interface can be enabled using the strapping option pins strap_host_ifc_[3:1]. HSIC is a
simplified derivative of the USB2.0 interface designed to replace a standard USB PHY and cable for short distances (up to 10 cm) on
board point-to-point connections. Using two signals, a bidirectional data strobe (STROBE) and a bidirectional DDR data signal (DATA),
it provides high-speed serial 480 Mbps data transfers that are 100% host driver compatible with traditional USB 2.0 cable-connected
topologies.
Figure 23 shows the blocks in the HSIC device core.
Key features of HSIC include:
■ High-speed 480 Mbps data rate
■ Source-synchronous serial interface using 1.2V LVCMOS signal levels
■ No power consumed except when a data transfer is in progress
■ Maximum trace length of 10 cm.
■ No Plug-n-Play support, no hot attach/removal
Figure 23. HSIC Device Block Diagram
32-Bit On-Chip Communication System
DMA Engines
s
F I F O T X
F O F I T X
F O F I T X
F O F s I T X
F I F O T X
s
s
s
RX FIFO
TX FIFOs
Endpoint Management Unit
USB 2.0 Protocol Engine
HSIC PHY
Strobe
Data
Document Number: 002-14943 Rev. *L
Page 38 of 96