欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM4330FKUBG 参数 Datasheet PDF下载

BCM4330FKUBG图片预览
型号: BCM4330FKUBG
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 1-Func, PBGA133, WLBGA-133]
分类和应用:
文件页数/大小: 168 页 / 1861 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM4330FKUBG的Datasheet PDF文件第109页浏览型号BCM4330FKUBG的Datasheet PDF文件第110页浏览型号BCM4330FKUBG的Datasheet PDF文件第111页浏览型号BCM4330FKUBG的Datasheet PDF文件第112页浏览型号BCM4330FKUBG的Datasheet PDF文件第114页浏览型号BCM4330FKUBG的Datasheet PDF文件第115页浏览型号BCM4330FKUBG的Datasheet PDF文件第116页浏览型号BCM4330FKUBG的Datasheet PDF文件第117页  
BCM4330 Preliminary Data Sheet  
Signal Assignments  
Muxed Bluetooth GPIO Signals  
The Bluetooth GPIO pins (BT_GPIO_0 to BT_GPIO_7) are multiplexed pins and can be programmed to be used  
2
as GPIOs or for other Bluetooth interface signals such as I S. The specific function for a given BT_GPIO_X pin is  
chosen by programming the Pad Function Control Register for that specific pin. Table 21 shows the possible  
options for each BT_GPIO_X pin. Note that each BT_GPIO_X pin's Pad Function Control Register Setting is  
independent (i.e. BT_GPIO_1 can be set to Pad Function 7 at the same time that BT_GPIO_3 is set to PAD  
Function 0). When the Pad Function Control Register is set to 0 the BT_GPIOs do not have specific functions  
assigned to them and behave as generic GPIOs. The A_GPIO_X pins described below are multiplexed behind  
2
the BCM4330 PCM and I S interface pins.  
Table 21: GPIO Multiplexing Matrix  
Pad Function Control Register Setting  
Pin Name  
0
1
2
3
4
5
6
7
BT_UART_CTS_N  
BT_UART_RTS_N  
BT_UART_RXD  
BT_UART_TXD  
BT_PCM_IN  
UART_CTS_N  
UART_RTS_N  
UART_RXD  
UART_TXD  
A_GPIO[3]  
A_GPIO[2]  
A_GPIO[1]  
A_GPIO[0]  
A_GPIO[5]  
A_GPIO[6]  
A_GPIO[1]  
A_GPIO[0]  
GPIO[5]  
GPIO[4]  
PCM_IN  
PCM_OUT  
PCM_IN  
HCLK  
I2S_SSDI/MSDI  
I2S_SSDO  
I2S_SWS  
BT_PCM_OUT  
BT_PCM_SYNC  
BT_PCM_CLK  
BT_I2S_DO  
PCM_OUT LINK_IND  
I2S_MSDO  
I2S_MWS  
I2S_MSCK  
I2S_MSDO  
PCM_SYNC PCM_SYNC HCLK  
INT_LPO  
PCM_CLK  
PCM_OUT  
PCM_IN  
PCM_CLK  
I2S_SSCK  
STATUS  
I2S_SSDO  
BT_2S_DI  
HCLK  
I2S_SSDI/  
MSDI  
TX_CON_FX  
BT_I2S_WS  
BT_I2S_CLK  
BT_GPIO_5  
BT_GPIO_4  
BT_GPIO_3  
BT_GPIO_2  
GPIO[7]  
GPIO[6]  
GPIO[5]  
GPIO[4]  
GPIO[3]  
GPIO[2]  
PCM_SYNC  
PCM_CLK  
HCLK  
LINK_IND  
I2S_MWS  
I2S_SWS  
INT_LPO  
I2S_SSCK  
I2S_SSDO  
I2S_SWS  
I2S_MSCK  
I2S_SSCK  
I2S_MSCK  
I2S_MSDO  
I2S_MWS  
CLK_REQ  
LINK_IND  
I2S_SSDI/  
MSDI  
BT_GPIO_1  
GPIO[1]  
BT_GPIO_0  
GPIO[0]  
clk_12p288  
RF_ACTIVE  
A_GPIO[4]  
A_GPIO[7]  
BT_CLK_REQ_IN  
A_GPIO[4]  
BT_CLK_REQ_OUT WL/BT_CLK_REQ  
®
BROADCOM  
BCM4330 Preliminary Data Sheet  
April 28, 2011 • 4330-DS304-RI  
Page 113  
 复制成功!