欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM20706UA1KFFB4G 参数 Datasheet PDF下载

BCM20706UA1KFFB4G图片预览
型号: BCM20706UA1KFFB4G
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 1-Func, CMOS, PBGA49, 4.50 X 4 MM, ROHS COMPLIANT, FBGA-49]
分类和应用: 电信电信集成电路
文件页数/大小: 58 页 / 1297 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第41页浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第42页浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第43页浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第44页浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第46页浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第47页浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第48页浏览型号BCM20706UA1KFFB4G的Datasheet PDF文件第49页  
BCM20706 Data Sheet  
Timing and AC Characteristics  
BSC Interface Timing  
The specifications in Table 20 references Figure 12.  
Table 20: BSC Interface Timing Specifications (up to 1 MHz)  
Reference  
Characteristics  
Minimum Maximum Unit  
1
Clock frequency  
100  
400  
800  
1000  
kHz  
2
3
4
5
6
START condition setup time  
START condition hold time  
Clock low time  
650  
280  
650  
280  
0
ns  
ns  
ns  
ns  
ns  
Clock high time  
a
Data input hold time  
7
Data input setup time  
100  
280  
ns  
ns  
ns  
ns  
8
STOP condition setup time  
Output valid from clock  
9
400  
b
10  
650  
Bus free time  
a. As a transmitter, 125 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid  
unintended generation of START or STOP conditions.  
b. Time that the CBUS must be free before a new transaction can start.  
Figure 12: BSC Interface Timing Diagram  
1
5
SCL  
2
8
6
4
3
7
SDA  
IN  
10  
9
SDA  
OUT  
Broadcom®  
May 19, 2016 • 20706-DS202-R  
Bluetooth SoC  
Page 44  
BROADCOM CONFIDENTIAL