Ultra37000 CPLD Family
Typical 3.3V Power Consumption (continued)
CY37128V
80
70
60
50
40
30
20
10
0
H igh S peed
Low P ow er
0
20
40
60
80
100
120
140
F re q u en c y (M H z)
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
V
= 3.3V, T = Room Temperature
A
CC
CY37192V
1 2 0
1 0 0
8 0
6 0
4 0
2 0
0
H ig h S p e e d
L o w P o w e r
0
2 0
4 0
6 0
8 0
1 0 0
1 2 0
F re q u e n c y (M H z)
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
= 3.3V, T = Room Temperature
V
CC
A
Document #: 38-03007 Rev. *D
Page 29 of 64