Ultra37000 CPLD Family
Typical 5.0V Power Consumption (continued)
CY37384
500
450
400
350
300
250
200
150
100
50
High Speed
Low Power
0
0
20
40
60
80
100
120
140
160
Frequency (MHz)
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
V
= 5.0V, T = Room Temperature
A
CC
CY37512
600
500
400
300
200
100
0
High Speed
Low Power
0
20
40
60
80
100
120
140
160
Frequency (M Hz)
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
= 5.0V, T = Room Temperature
V
CC
A
Document #: 38-03007 Rev. *D
Page 27 of 64