欢迎访问ic37.com |
会员登录 免费注册
发布采购

CX28395-19 参数 Datasheet PDF下载

CX28395-19图片预览
型号: CX28395-19
PDF下载: 下载PDF文件 查看货源
内容描述: 四核/ X16 /八路T1 / E1 / J1成帧器 [Quad/x16/Octal?T1/E1/J1 Framers]
分类和应用: 电信集成电路
文件页数/大小: 305 页 / 1863 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CX28395-19的Datasheet PDF文件第151页浏览型号CX28395-19的Datasheet PDF文件第152页浏览型号CX28395-19的Datasheet PDF文件第153页浏览型号CX28395-19的Datasheet PDF文件第154页浏览型号CX28395-19的Datasheet PDF文件第156页浏览型号CX28395-19的Datasheet PDF文件第157页浏览型号CX28395-19的Datasheet PDF文件第158页浏览型号CX28395-19的Datasheet PDF文件第159页  
CX28394/28395/28398  
3.0 Registers  
Quad/x16/OctalT1/E1/J1 Framers  
3.7 Primary Control and Status Registers  
Table 3-11. Common RFSYNC and RMSYNC Configurations  
Conditions  
RFSYNC  
RMSYNC  
Explanation  
Thru = 0 [RSIG_CR;  
addr 0D7]  
IN  
IN  
IN  
RSB timebase slaved to system bus RFSYNC or RMSYNC.  
OUT  
RSB timebase slaved to system bus RFSYNC. RMSYNC alignment  
is arbitrary.  
OUT  
IN  
RSB timebase slaved to system bus RMSYNC. RFSYNC aligns to  
TMSYNC input.  
OUT  
IN  
OUT  
OUT  
RFSYNC and RMSYNC alignment is arbitrary.  
Thru = 1 [RSIG_CR;  
addr 0D7]  
RSB timebase slaved to system bus RFSYNC. RMSYNC is aligned  
with the RX timebase and can follow a change of RX multiframe  
alignment without generating an alarm indication.  
OUT  
OUT  
RMSYNC is aligned with the RX timebase and can follow a change  
of RX multiframe alignment without generating an alarm  
indication. RFSYNC is aligned to RMSYNC.  
019—Programmable Output Enable (POE)  
Unused bits are reserved and should be written to 0.  
7
6
5
4
3
2
1
0
TDL_OE  
RDL_OE  
INDY_OE  
TCKO_OE  
TDL_OE  
TDLCKO Output Buffer Control—When enabled, TDLCKO is output according to DL3_TS  
and DL3_BIT [addr 015, 016]. TDL_OE should be written to 1 on the CX28395 device.  
0 = TDLCKO output enabled  
1 = TDLCKO output three-stated  
RDL_OE  
RDLCKO and RDLO Output Buffer Control—When enabled, both bimodal signals are output  
by their respective internal circuits. Otherwise, both outputs are placed in high impedance  
state. RDL_OE should be written to 1 on the CX28395 device.  
0 = RDLCKO and RDLO outputs enabled  
1 = RDLCKO and RDLO outputs three-stated  
INDY_OE  
TCKO_OE  
RINDO and TINDO Output Buffer Control—When enabled, both bimodal signals are output by  
their respective internal circuits. Otherwise, both outputs are forced into high impedance state.  
0 = RINDO outputs enabled  
1 = RINDO outputs three-stated  
TCKO Output Buffer Control—Allows the system to connect multiple devices to a common  
clock bus by providing programmable three-state control over the TCKO output buffer.  
0 = TCKO output enabled  
1 = TCKO output three-stated  
100054E  
Conexant  
3-33  
 复制成功!