欢迎访问ic37.com |
会员登录 免费注册
发布采购

CX11656-11 参数 Datasheet PDF下载

CX11656-11图片预览
型号: CX11656-11
PDF下载: 下载PDF文件 查看货源
内容描述: 家庭网络与集成的模拟前端电路数据表物理层设备(初步) [Home Networking Physical Layer Device with Integrated Analog Front End Circuitry Data Sheet (Preliminary)]
分类和应用:
文件页数/大小: 50 页 / 473 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CX11656-11的Datasheet PDF文件第26页浏览型号CX11656-11的Datasheet PDF文件第27页浏览型号CX11656-11的Datasheet PDF文件第28页浏览型号CX11656-11的Datasheet PDF文件第29页浏览型号CX11656-11的Datasheet PDF文件第31页浏览型号CX11656-11的Datasheet PDF文件第32页浏览型号CX11656-11的Datasheet PDF文件第33页浏览型号CX11656-11的Datasheet PDF文件第34页  
CX11656 HomePlug 1.0 PHY Data Sheet  
3.1.2.1  
MDI Signal Descriptions  
Management Data Input/Output  
MII_MDIO is a bi-directional signal that is used to transfer status and control information  
between the CX11656 and the external host. Control information is driven by the external  
host synchronously with respect to MII_MDCLK and is sampled synchronously by the  
CX11656. Status information is transferred from the CX11656 to the external host in the  
same manner.  
Management Data Clock  
MII_MDCLK is sourced by the external host as the timing reference for transfer of  
information on the MII_MDIO signal.  
3.1.3  
MII Management Register Set  
The IEEE 802.3u mandated management data registers for control and status are  
accessible via the Management Data Interface (MDI). These registers are also accessible  
via the industry supported serial peripheral interface. The MDI Port will only respond to  
addresses 0xbXX000 when the XX field (MSbits of the MDI address) match the state of  
the MDI_ADRSEL[1:0] input signals. These registers can also be accessed from the SPI  
Slave port when the MDI_SPIS_N select line has been tied low to select the SPI Slave  
port.  
Table 3-3 summarizes the Power Line Control and Status Register.  
The MDI Frame Structure is shown in Figure 3-13.  
Table 3-3. Powerline Control and Status Register (PLCSR) Summary  
PLCSR  
Register Name  
Control Register  
Status Register  
MII Mandated  
0
1
X
X
Figure 3-13. MDI Frame Structure  
PRE  
1...1  
1...1  
ST  
01  
01  
OP  
10  
01  
PHYAD  
AAAAA  
AAAAA  
RAGAD  
RRRRR  
RRRRR  
TA  
Z0  
10  
Data  
Idle  
Z
Z
READ  
WRITE  
DDDDDDDDDDDDDDDD  
DDDDDDDDDDDDDDDD  
3.1.3.1  
PRE (Preamble)  
At the beginning of each MDI transaction, the external host shall send a sequence of 32  
contiguous logic “1” bits on the MDIO signal so the CX11656 can establish  
synchronization. The CX11656 needs to observe this 32 bit sequence on the MII_MDIO  
signal before it responds to any transaction.  
3.1.3.2  
ST (Start of Frame)  
Indicated by a “01” pattern.  
3-10  
Conexant Proprietary and Confidential Information  
102069A  
 复制成功!