欢迎访问ic37.com |
会员登录 免费注册
发布采购

CMX7131Q1 参数 Datasheet PDF下载

CMX7131Q1图片预览
型号: CMX7131Q1
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor, 4MHz, CMOS, VQFN-64]
分类和应用: 时钟外围集成电路
文件页数/大小: 74 页 / 4034 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号CMX7131Q1的Datasheet PDF文件第43页浏览型号CMX7131Q1的Datasheet PDF文件第44页浏览型号CMX7131Q1的Datasheet PDF文件第45页浏览型号CMX7131Q1的Datasheet PDF文件第46页浏览型号CMX7131Q1的Datasheet PDF文件第48页浏览型号CMX7131Q1的Datasheet PDF文件第49页浏览型号CMX7131Q1的Datasheet PDF文件第50页浏览型号CMX7131Q1的Datasheet PDF文件第51页  
Digital PMR Radio Processor  
CMX7131/CMX7141  
6.5.19 Reset/Abort  
From each Rx or Tx mode, a Reset/Abort aborts the current state machine and drops into the  
corresponding (Rx or Tx) Idle mode. The only difference between this and going directly into the  
corresponding Idle mode is that all of the buffers and filters are flushed out first with Reset/Abort.  
6.5.20 Data Transfer  
Payload data is transferred from/to the host using blocks of five Rx and five Tx 16-bit C-BUS registers,  
allowing up to 72 bits (9 bytes) of data to be transferred in sequence. The lowest 8 bits of the register block  
are reserved for a Byte Counter, Block ID and a Transaction Counter. The byte count indicates how many  
bytes in the data block are valid and avoids the need to perform a full five word C-BUS read/write if only a  
smaller block of data need to be transferred. If a data transfer does not consist of an integer number of  
bytes, then the final byte transfer should be padded with zeroes up to the byte boundary.  
2014 CML Microsystems Plc  
Page 47  
D/7141_FI-3.x/6  
 复制成功!