CS49300 Family DSP
RESET(LOW) (NOTE 1)
ABOOT(LOW)
RESET(HIGH) (NOTE 2)
RELEASE ABOOT
WAIT 200 MS (NOTE 3)
READ_*(VARIABLE)
(NOTE 4)
N
WAIT 5 MS
CORRECT VALUE?
Y
AUTOBOOT COMPLETE
WRITE_*(HW_CONFIG_MSG,
HW_MSG_SIZE)
(NOTE 4)
Notes: 1. RESET must be held LOWTrstl
.
2. The RD and WR pins must be configured to select a
serial communication mode as defined in the
CS493XX Datasheet. The setup (Trstsu) and hold
(Trsthld) times must be observed for the RD, WR, and
AUTOBOOT pins.
WRITE_*(SW_CONFIG_MSG,
SW_MSG_SIZE)
(NOTE 4)
3. INTREQ should be ignored during this period. 200 ms
is typical but this time is application code specific and
may be higher. Wait times should be verified by the
designer.
WRITE_*(KICKSTART,
MSG_SIZE)
4. The READ_* and WRITE_* functions are
placeholders for the READ_I2C/READ_SPI and
WRITE_I2C/WRITE_SPI functions defined in Section
6.1, “Serial Communication” on page 33.
(NOTE 4)
Figure 36. Autoboot Sequence
58
DS339PP4
CIRRUS [ CIRRUS LOGIC ]
